

### Hardware Fundamentals

Uwe R. Zimmer – International University Bremen



#### **References for this chapter**

#### [Silberschatz01] – Chapter 2

Abraham Silberschatz, Peter Bear Galvin, Greg Gagne *Operating System Concepts* John Wiley & Sons, Inc., 2001 [Stallings2001] – Chapter 1 William Stallings Operating Systems

Prentice Hall, 2001

#### all references and some links are available on the course page

#### Hardware Fundamentals

### A common computer architecture:



- Bus-systems carry device, address information and data (8-64bit wide) as well as control lines in groups such as:
  - arbitration, synchronization, requests, interrupts, priorities

#### Hardware Fundamentals

# The CPU



- CPU components relevant for this course:
  - register-set, sequencer ('normal operation'), interrupt controller, protected modes



#### Hardware Fundamentals

# Register set

- SR: Status / Condition codes (CC), e.g.: privilege level, interrupt level, result of last operation
- IR: current instruction
- PC: Address of current (next) instruction
- SP: Top of stack address
- Special privileged registers, e.g.: page table entries, memory protection maps
- Dedicated registers, e.g.: registers which can by employed in some contexts only
- Universal registers: registers, which can be employed for any purpose (addressing, storage, index, parameters, ...)

#### **Register structure**

Status (SR) or Condition codes (CC)
Instruction (IR)
Program counter (PC)
Stack pointer (SP)
Special registers (privileged, e.g. page table pointers)
Dedicated registers (mostly used in specific addressing modes)
Universal registers



#### Hardware Fundamentals

Register set

- Often divided into a privileged and non-privileged section
- Switch from non-privileged to privileged mode only via traps or interrupts (later in this chapter)
- IR, PC, SP

+ some general registers (or at least one 'accumulator') are found in all current processor designs

• Special and dedicated registers are not used in all architectures

#### **Register structure**





#### Hardware Fundamentals

Main memory layout

Memory layout

- Classical usage of the RAM areas in most processors
- Main storage of data in
  - heap
  - stack
  - or local static

depends on the usage of the programming language



#### Hardware Fundamentals

Main memory layout

Stack frames

- Every sub-program call leaves an entry on the stack with all relevant information:
  - parameters
  - context (not in 'C')
  - return address
- Parameters may be removed by:
  - the calling routine ('C')
  - or the called routine
- Special architectures support faster parameter passing (e.g. register-bands)



© 2003 Uwe R. Zimmer, International University Bremen

Page 97 of 432 (chapter 2: to 157)



#### Hardware Fundamentals

# Privileged instructions

#### Purpose:

- prevent user level tasks from by-passing the operating system
- restrict access form user-level tasks to resources, which are managed by the operating system:
  - Memory
  - I/O
  - Structures which are used to administer memory or I/O access (e.g. special registers, MMUs, etc.)

#### Implementation:

- declare some instructions privileged
- implement two (or more) protection levels in the CPU
- allow changes to a higher privilege level by means of traps/exceptions/interrupts only.

#### Asynchronism

Interrupts

Required mechanisms for interrupt driven programming:

- Interrupt control: grouping, encoding, prioritising, and en-/disabling interrupt sources
- **Context switching**: mechanisms for cpu-state saving and restoring + task-switching
- Interrupt identification: Interrupt vectors, interrupt states

#### hardware-supported

#### Asynchronism

Interrupts

#### **Interrupt control**:

- ... at the individual device level
- ... at the system interrupt controller level
- ... at the operating system level
  - beyond task-level (interrupt service routines)
  - communicating interrupts to task
  - transforming interrupts to signals

#### ... at the language level



#### only one interrupt signal line available!

read cycle is required!

#### A/D, D/A & Interfaces

#### LM12L458 12-Bit + sign, 8 channel, A/D converter, controller and interface

#### **Controller features**:

- Programmable acquisition times and conversion rates
- 32-word conversion FIFO
- Self-calibration and diagnostic mode
- 8- or 16-bit wide data bus microprocessor or DSP

Typ. applications:

- Data Logging
- Process Control

#### LM12L458 – accessible registers

A4	A3	A2	A1	Purpose	Туре	D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W	Acqu	isition		Watch-					•	•					
0		to		(RAM Pointer = 00)		Ti	ne		dog	8/12	Timer	Sync		$V_{IN-}$			$V_{IN+}$		Pause	Loop
	1	1	1																	
	0	0	0	Instruction RAM	R/W					•						•				•
0		to		(RAM Pointer = 01)			[	Don't C	Care		>/<	Sign				Lim	it #1			
	1	1	1																	
	0	0	0	Instruction RAM	R/W															
0		to		(RAM Pointer = 10)			[	Don't C	Care		>/<	Sign				Lim	it #2			
	1	1	1																	
1	0	0	0	Configuration	R/W	Don'i	Coro			Test	R/	٩M	I/O	Auto	Chan	Stand-	Full	Auto-	Reset	Start
				Register		Doni	Care		DIAG	= 0	Poi	nter	Sel	Zero <sub>ec</sub>	Mask	by	CAL	Zero		
				Interrupt Enable	R/W	Num	ber of	Conve	ersions	S	equenc	er	INT7	Don't	INT5	INT4	INT3	INT2	INT1	INT0
1	0	0	1	Register		in	Conve	rsion I	FIFO	A	ddress	to		Care						
						to	Gene	erate IN	NT2	Ge	nerate I	NT1								
											Addres	S								
					R	A	ctual I	lumbe	r of		of		INST7	"0"	INST5	INST4	INST3	INST2	INST1	INST0
1	0	1	0	Interrupt Status		Co	nversi	on Re	sults	s	equenc	er								
				Register		in	Conve	rsion I	FIFO	1	nstructio	on								
											being									
										1	Execute	d								
1	0	1	1	Timer	R/W			Timer	Preset High	Byte				•	Tim	ner Pres	et Low E	Byte		•
				Register																
1	1	0	0	Conversion	R	Addres	s	Sign	C	Convers	ion				Cor	nversion	Data: L	SBs		
				FIFO		or Sigi	ו		D	ata: M	SBs									
1	1	0	1	Limit Status	R		Limit #2: Status									Limit #1	: Status			
				Register																



### LM12L458 – instruction RAM

A4	A3	A2	A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to		(RAM Pointer = 00)			Ti	me		dog	8/12	Timer	Sync		$V_{IN-}$			$V_{IN+}$		Pause	Loop
	1	1	1																		
	0	0	0	Instruction RAM	R/W																
0		to		(RAM Pointer = 01)				0	Don't C	are		>/<	Sign				Limi	t #1			
	1	1	1																		
	0	0	0	Instruction RAM	R/W																
0		to		(RAM Pointer = 10)				0	Don't C	are		>/<	Sign				Limi	t #2			
	1	1	1																		

#### every entry in the **instruction RAM** consists of:

- **Loop** (1bit): indicates the last instruction and branches to the first one.
- **Pause** (1bit): halts the sequencer before this instruction.
- $V_{IN+}$ ,  $V_{IN-}$  (2\*3bit): select the input channels (000 selects ground in  $V_{IN-}$ )
- Sync (1bit): wait for an external sync. signal before this instruction.
- Timer (1bit): wait for a preset 16-bit counter delay before this instruction.

### LM12L458 – instruction RAM

A4	A3	A2	A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to		(RAM Pointer = 00)			Ti	me		dog	8/12	Timer	Sync		$V_{IN-}$			$V_{IN+}$		Pause	Loop
	1	1	1																		
	0	0	0	Instruction RAM	R/W																
0		to		(RAM Pointer = 01)				0	Don't C	are		>/<	Sign				Limi	t #1			
	1	1	1				Dont Gale														
	0	0	0	Instruction RAM	R/W																
0		to		(RAM Pointer = 10)				0	Don't C	are		>/<	Sign				Limi	t #2			
	1	1	1																		

#### every entry in the instruction RAM consists of (cont.):

- 8/12 (1bit): selects the resolution (8 bit + sign or 12 bit + sign).
- Watchdog (1 bit): activates comparisons with two programmed limits.
- Acquisition time (D) (4bit): the converter takes 9 + 2D cycles (12bit mode) or 2 + 2D cycles (8bit mode) to sample to input. Depends on the input resistance:  $D \approx 0.45 \cdot R_S[k\Omega] \cdot f_{CLK}[MHz]$  for 12 bit conversions.
- Limits (including sign and comparator): used for Watchdog operation.

### LM12L458 – instruction RAM

A4	A3	A2	A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to		(RAM Pointer = 00)			Ti	me		dog	8/12	Timer	Sync		$V_{IN-}$			$V_{IN+}$		Pause	Loop
	1	1	1																		

type ChannelPlus is (Ch0, Ch1, Ch2, Ch3, Ch4, Ch5, Ch6, Ch7); type ChannelMinus is (Gnd, Ch1, Ch2, Ch3, Ch4, Ch5, Ch6, Ch7); type Resolutions is (TwelveBit, EightBit); type Aquisition\_D is new Integer range 0..15; -- 9+2D (12bit), 2+2D (8bit) for ChannelPlus use (Ch0 => 0, Ch1 => 1, Ch2 => 2, Ch3 => 3, Ch4 = > 4, Ch5 = > 5, Ch6 = > 6, Ch7 = > 7; for ChannelMinus use (Gnd => 0, Ch1 => 1, Ch2 => 2, Ch3 => 3, Ch4 = 4, Ch5 = 5, Ch6 = 6, Ch7 = 7; for Resolutions use (TwelveBit => 0, EightBit => 1); tupe Instruction is record EndOfLoop, Pause, Sync, Timer, Watchdog : Boolean; : ChannelPlus; Vplus Uminus : ChannelMinus: **Resolution** : Resolutions; : Aquisition\_D; AquisitionTime end record;

© 2003 Uwe R. Zimmer, International University Bremen

### LM12L458 – instruction RAM

A4	A3	A	2	41	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	)	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to	)		(RAM Pointer = 00)			Ti	me		dog	8/12	Timer	Sync		$V_{IN-}$			$V_{IN+}$		Pause	Loop
	1	1		1																		

Units\_Per\_Word : constant Integer := Word\_Size / Storage\_Unit;

#### for Instruction use record

EndOfLoop	at	0*Units_Per_Word	range	00;
Pause	at	0*Units_Per_Word	range	1 1;
Vplus	at	0*Units_Per_Word	range	24;
Vminus	at	0*Units_Per_Word	range	5 7;
Sync	at	0*Units_Per_Word	range	8 8;
Timer	at	0*Units_Per_Word	range	99;
Resolution	at	0*Units_Per_Word	range	1010;
Watchdog	at	0*Units_Per_Word	range	1111;
AquisitionTime	at	0*Units_Per_Word	range	1215;
end record;				

© 2003 Uwe R. Zimmer, International University Bremen

### LM12L458 – instruction RAM

A4	A3	A2	2 A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to		(RAM Pointer = 00)			Ti	me		dog	8/12	Timer	Sync		$V_{IN-}$			$V_{IN+}$		Pause	Loop
	1	1	1																		

- for Instruction'Size use 16; -- Bits
  for Instruction'Alignment use 2; -- Storage\_Units (Bytes)
  for Instruction'Bit\_Order use High\_Order\_First;
- type Instructions is array (0..7) of Instruction;
   pragma Pack (Instructions);
- ADC\_Instructions : Instructions;
- for ADC\_Instructions'Address use To\_Address (16#0000132D#);

### LM12L458 – instruction RAM

A4	A3	A2	A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to		(RAM Pointer = 00)			Ti	me		dog	8/12	Timer	Sync		$V_{IN-}$			$V_{IN+}$		Pause	Loop
	1	1	1																		

ADC_Instructions	(0):	;=	(EndOfLoop Pause Vplus Vminus Sync Timer Resolution Watchdog AquisitionTime	=> => => => => => => =>	False, False, Ch0, Gnd, True, False, EightBit, False, 10);
ADC_Instructions	(1):	:=	(EndOfLoop Pause Vplus Vminus Sync Timer Resolution Watchdog AquisitionTime	=> => => => => => =>	True, last instruction False, Ch1, Ch2, False, False, TwelveBit, False, 0);

### LM12L458 – instruction RAM

A4	A3	A	2 /	41	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	)	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to	)		(RAM Pointer = 00)			Ti	me		dog	8/12	Timer	Sync		$V_{IN-}$			$V_{IN+}$		Pause	Loop
	1	1		1																		

#### Data structures in 'C':

#### enum ChannelPlus {Ch0=0, Ch1, Ch2, Ch3, Ch4, Ch5, Ch6, Ch7}; enum ChannelMinus {Gnd=0, Ch1, Ch2, Ch3, Ch4, Ch5, Ch6, Ch7}; enum Resolutions {TwelveBit=0, EightBit};

#### struct {

unsigned int EndOfLoo	р <b>:</b> Д	l;
unsigned int Pause	• •	L;
ChannelPlus Vplus	: 3	3;
Channe1Minus Vminus	• 3	3;
unsigned int Sync	• /	L;
unsigned int Timer	• /	L;
Resolutions Resoluti	on :	L;
unsigned int Watchdog		L;
unsigned int Aquisiti	onTime : 4	1;
Instruction;		

### LM12L458 – instruction RAM

A4	A3	A2	A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to		(RAM Pointer = 00)			Time		dog	8/12	Timer	Sync	V <sub>IN-</sub>			$V_{IN+}$		Pause	Loop		
	1	1	1																		

### Data structures in 'C':

```
struct {
   unsigned int EndOfLoop
   unsigned int Pause
                                    1;
3;
3;
1;
   ChannelPlus Vplus
   ChannelMinus Uminus
   unsigned int Sync
                                    1;
1;
1;
   unsigned int Timer
   Resolutions Resolution
   unsigned int Watchdog
   unsigned int AquisitionTime
                                    4:
} Instruction;
Instruction InstructionsA[8];
InstructionsA *Instructions:
Instructions = 0 \times 0000132D;
```

### LM12L458 – instruction RAM

A4	A3	A	12	A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	(	0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to	0		(RAM Pointer = 00) Time dog 8/12 Timer		Sync	V <sub>IN-</sub>				$V_{IN+}$		Pause	Loop							
	1		1	1																		

Data structures in 'C':

\*Instructions (0).EndOfLoop = 0; \*Instructions (0).Pause = 0; \*Instructions (0).Vplus = Ch0; \*Instructions (0).Vminus = Gnd; \*Instructions (0).Sync = 1; \*Instructions (0).Timer = 0; \*Instructions (0).Resolution = EightBits \*Instructions (0).Watchdog = 0; \*Instructions (0).AquisitionTime = 10;

If this works, you were lucky two times:

- The compiler implemented the struct-fields in the intended places and order.
- The bit ordering in your device is the way the compiler assumed it.

# LM12L458 – instruction RAM

<b>A</b> 4	A3	Α	2	A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	C	0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		to	0		(RAM Pointer = 00)	Time dog		dog	8/12	Timer	Sync	nc V <sub>IN-</sub>			V <sub>IN+</sub>			Pause Loop	Loop			
	1	1	1	1																		

# Macro-Assembler style programming:

In order to produce portable code in 'C', it is necessary to set bits manually:

© 2003 Uwe R. Zimmer, International University Bremen

#### Asynchronism

Interrupts

#### **Interrupt control**:

- ... at the individual device level
- ... at the system interrupt controller level
- ... at the operating system level
  - beyond task-level (interrupt service routines)
  - communicating interrupts to task
  - transforming interrupts to signals
- ... at the language level

#### Asynchronism

#### Interrupt service routines

(available only in some OSs, e.g. VxWorks)

Purpose:

- Allow full access to the interrupt controller (interrupt vectors, priorities).
- Change to an interrupt service routine in a predictable amount of time.
- *Cannot* operate on the level of threads or tasks!
- Timitations regarding the accessibility of some OS-facilities (task level system calls).

#### Asynchronism

#### Interrupt service routines

(available only in some OSs, e.g. VxWorks)

Some VxWorks OS entries:

intConnect	Connect a routine to an interrupt vector
intLevelSet	Set the interrupt mask level
intLock	Disable interrupts (besides NMI)
intUnlock	Enable interrupts
intVecBaseSet	Set the interrupt vector base address
intVecBaseGet	Get the interrupt vector base address
intVecSet	Set an interrupt vector
intVecGet	Get an interrupt vector

these calls are employed by the language run-time environment or used directly from 'C'-code

#### Asynchronism

#### Interrupt service routines

(available only in some OSs, e.g. VxWorks)

Minimal hardware support (supplied by the cpu):

```
save essential CPU registers (IP, condition flags)
jump to the vectorized interrupt service routine
```

Minimal wrapper (supplied by the operating system):

save remaining CPU registers (or switch to another register set) save stack-frame

--> execute user level interrupts service code

restore stack-frame restore CPU registers (or switch back to the former register set) restore IP

#### Asynchronism

#### Interrupt service routines

(available only in some OSs, e.g. VxWorks)

Interrupt service routine to task communication methods:

#### • Shared memory and ring buffers:

most low level communication scheme (should be avoided)

- Semaphore: trigger a semaphore, where a task has been blocked before.
- Monitors: free a task, which is blocked at a monitor entry (standard Ada-method: protected object).
- Message queues: Send messages to a task (if queue is not full).
- **Pipes**: Write to a pipe (if pipe is not full).
- **Signals**: indicate an asynchronous task switch to the scheduler

#### Asynchronism

#### Interrupt service routines

(available only in some OSs, e.g. VxWorks)

Interrupt service routine to task communication methods:

#### • Shared memory and ring buffers:

most low level communication scheme (should be avoided)

- Semaphore: trigger a semaphore, where a task has been blocked before.
- Monitors: free a task, which is blocked at a monitor entry (standard Ada-method: protected object).
- Message queues: Send messages to a task (if queue is not full).
- **Pipes**: Write to a pipe (if pipe is not full).
- **Signals**: indicate an asynchronous task switch to the scheduler

in all of the above: the interrupt service routines cannot block!

#### Asynchronism

Interrupts 
+ 'Signals'

**Interrupt control**:

- ... at the individual device level
- ... at the system interrupt controller level
- ... at the operating system level
  - beyond task-level (interrupt service routines)
  - communicating interrupts to task
  - transforming interrupts to signals
- ... at the language level

#### Asynchronism

Interrupts 
+ 'Signals'

#### Some characteristics of signals:

- Involve a full task-switch operation
- Hard to predict timing behaviour
- Limited information about the interrupt-source
- Traditionally used to 'kill' processes
- Concept stems from a time before thread models, therefore the signal-to-thread propagation is implementation dependent and sometimes tricky.

#### Asynchronism

# Interrupts + 'Signals'

Some common UNIX OS entries:

POSIX 1003.1b	BSD-UNIX					
signal ()	signal ()	Specify the handler associated with a signal				
sigaction ()	sigvec ()	Examine or set the signal handler for a signal				
kill ()	kill ()	Send a signal (overwrite all other pending signals)				
sigqueue ()	N/A	Send a queued signal				
sigsuspend ()	pause ()	Wait for a signal				
sigwaitinfo () sigtimedwait ()		Wait for a signal, but do not involve the handler				
sigemptyset ()	sigsetmask ( )	Manipulate and				
signroemask (	5155etinusk ()	set the mask of blocked signals				
	sigblock ()	Add to a set of blocked signals				

#### Asynchronism

Interrupts 
+> 'Signals'

- Signals are originally process-level synchronization methods ('kill') and have been expanded to be used for everything from hardware-interrupts and timers to asynchronous task messaging.
- Signals are passed through a global task-scheduler.
- rin many OSs: unpredictable 'work-arounds' for missing direct hardware interrupt propagation.
- make sure that you understand the attached strings in your OS, before employing any signals.

#### Asynchronism

Interrupts

#### **Interrupt control**:

- ... at the individual device level
- ... at the system interrupt controller level
- ... at the operating system level
  - beyond task-level (interrupt service routines)
  - communicating interrupts to task
  - transforming interrupts to signals

#### ... at the language level

#### Asynchronism

### Exception/Trap/Interrupt indication

Four cases of modern exception indication:

raised:	from:	run-time environment	task
synchronou	sly	run-time exceptions	exceptions or traps
asynchronou	usly	interrupts / signals	asynchronous transfer of control



#### Asynchronism

# Exception/Trap/Interrupt indication

Ada95:

raised:	from:	run-time environment	task
synchronou	sly	excep	otions
asynchronou	usly	interrupt/signal handler	asynchronous transfer of control

#### Asynchronism

### Ada95: Interrupt handlers

#### package Ada.Interrupts is

type Interrupt\_ID is implementation-defined; type Parameterless\_Handler is access protected procedure; function Is\_Reserved (Interrupt : Interrupt\_ID) return Boolean; function Is\_Attached (Interrupt : Interrupt\_ID) return Boolean; function Current\_Handler (Interrupt : Interrupt\_ID) return Parameterless\_Handler; (New\_Handler: in Parameterless\_Handler; procedure Attach\_Handler Interrupt : in Interrupt\_ID); procedure Exchange\_Handler (Old\_Handler : out Parameterless\_Handler; New\_Handler: in Parameterless\_Handler; Interrupt : in Interrupt\_ID); (Interrupt : in Interrupt\_ID); procedure Detach\_Handler function Reference (Interrupt : Interrupt\_ID) return System.Address; end Ada.Interrupts;

#### Asynchronism

### Ada95: Interrupt handlers

#### package Ada.Interrupts is

type Interrupt\_ID is implementation-defined; type Parameterless\_Handler is access protected procedure; function Is\_Reserved (Interrupt : Interrupt ID) return Boolean; function Is\_Attached (Interrupt : function Current\_Handler (Inter Protected procedures need to qualify as (New\_H procedure Attach\_Handler an interrupt handler: Inter procedure Exchange\_Handler (01d\_H New\_H 1. use pragma Interrupt\_Handler Inter procedure Detach\_Handler (Inter 2. let the compiler evaluate the suitability of the routine as an interrupt handler. function Reference (Interrupt : I end Ada.Interrupts;

#### Asynchronism

### Ada95: Interrupt handlers

#### package Ada.Interrupts is type Interrupt\_ID is implementation-defined; type Parameterless\_Handler is access protected procedure; function Is\_Reserved (Interrupt : Interrupt ID) return Boolean; function Is\_Attached (Interrupt : Interrupt\_\_D) return Boolean; function Current\_Handler (Inter procedure Attach\_Handler (New F Protected procedures can also be Inter attached statically to an interrupt: (01d\_+ procedure Exchange\_Handler New\_+ Inter use pragma procedure Detach\_Handler (Inter Interrupt\_Handler\_Attach function Reference (Interrupt : end Ada.Interrupts;

#### Asynchronism

### Ada95: Interrupt handlers

#### package Ada.Interrupts is

type Interru type Paramet	pt_ID is implementation-defined; erless_Handler is access protected procedure;
function Is_ function Is	Reserved (Interrupt : Interrupt ID) return Boolean;
function C	
procedure A	The mechanism to invoke an interrupt handler may be different from calling a protected procedure from a task.
procedure E	
	Implementation advice: Whenever possible, the implementation
procedure D	should allow interrupt handlers to be called directly by the hardware.
function Re	
end Ada.Interr	

#### Asynchronism

### Ada95: Interrupt handlers

#### 

procedure Detach\_Handler (Interrupt : in Interrupt\_ID); function Reference (Interrupt : Interrupt\_ID) return System.Address; end Ada.Interrupts;

procedure E

#### Asynchronism

### Ada95: Interrupt handlers

#### package Ada.Interrupts is



#### What is an operating system?

# 3. A virtual machine, which is handling exceptions!



#### Hardware Fundamentals

### A common computer architecture:



- Memory:
  - Hierarchy, Caching, Mapping

#### Hardware Fundamentals

### Memory sizes and access times: (typical workstation)

#### Basic memory hierarchy



#### Hardware Fundamentals

# Main memory layout:

#### Basic memory hierarchy



Cache

Tag

0

1

2

3

2

3

Cache line

#### Hardware Fundamentals

# • Introduce a intermediate memory (cache), which is:

Caching

- faster than the original memory
- organized in 'cache lines'
- addressed via tags and a fast matching hardware (e.g. associative memory)

Caché is actually French, meaning 'hidden', hence the cache memory is supposed to be 'invisible' to the user (the 'shadow memory').



1 2 3

k-1

k

k+1

k+2

k+3

2k-1

(n-1)k

(n-1)k+1 (n-1)k+2

(n-1)k+3

nk-1

k-1



#### Hardware Fundamentals

### Cache misses

Memory read requests to cells, which are not currently stored in the cache, result in:

- 1. transfer of the full cache line into an empty of replaceable cache entry.
- 2. transfer of the data directly from the main memory to the requester.

#### 1 2 3 Read from address m Deliver memory cell m k-1 k-1 Tag 2 3 k 0 k+1 k+2 1 m 2 k+3 m 3 2k-1 Cache line (n-1)k (n-1)k+1 (n-1)k+2 (n-1)k+3

#### Cache miss

nk-1



#### Hardware Fundamentals

# Cache hits

Memory read requests to cells, which are currently stored in the cache, result in:

- transfer of the requested data from the cache memory to the requester.
- no access to the main memory





#### Hardware Fundamentals

Cache write through

- Write requests to cells, which are currently stored in the cache, result in:
- 1. update of the cache entry
- 2. update of the main memory cell

#### Cache write through





1

#### Hardware Fundamentals

Cache, delayed writes

- Write requests to cells, which are currently stored in the cache, result in:
- 1. update of the cache entry
- 2. transfer of the full cache line (or the 'touched' entries) at a later point in time.
  - Critical in multi-processor / shared memory environments!

#### 1 2 3 Write to address m delayed write k-1 k-1 Tag 2 3 k 1 0 k+1 k+2 m 2 k+3 m 3 2k-1 Cache line (n-1)k (n-1)k+1 (n-1)k+2 (n-1)k+3nk-1

#### Cache write (delayed)

#### Hardware Fundamentals

# Caching considerations

- Caches (two-level memories) are meant to maximize the **throughput** not the predictability of a system.
- Cache performance is relying on:
  - Spatial locality: nearby memory cells are likely to be accessed soon
  - Temporal locality: recently addressed memory cells are likely to be accessed again soon
- The length of the cache lines are given by the relation between spatial and temporal locality
- According to some practical evaluations, the locality radius seems to be *independent* of the size of the main memory
  - Thus there is an absolute maximum cache-size, beyond which the performance is no longer improving (memory caches of up to about 128KB are considered adequate in most cases).

#### Hardware Fundamentals

### More on memory locality

- Imperative programming will generate linear sequences of instructions mostly ( spatial locality).
- *Functional and declarative programming* turns out to generate more 'jumpy' code, but due to extensive usage of recursions it will show strong **temporal locality**.
- Under all programming paradigms CPU-time is often spent in relatively small loops/iterations (
  spatial & temporal locality)
- Languages, which are using *explicit data structures* (like arrays and records) will store this data in a compact format ( **spatial locality**).
- The locality assumptions will thus be justified in the vast majority of all cases

... still it's an heuristic.

#### Hardware Fundamentals

### A common computer architecture:



- I/O interfaces:
  - devices, controllers, communication with CPU, basic device programming

#### Hardware Fundamentals

# I/O devices

the essential parts of a computer system,
 which (may) make the computations meaningful.

- Some typical classes of I/O devices:
  - clocks, timers
  - user-interface devices
  - document I/O devices (scanners, printers, ...)
  - audio & video equipment
  - network interfaces
  - mass storage devices
  - all kinds of sensors and actuators in control applications

#### Hardware Fundamentals

### I/O controllers

- Interfacing between a local bus-system (system bus, peripheral bus) and an concrete hardware device
- Accessible from the CPU via control, status and data registers



- Major tasks:
  - convert electrical signals
  - buffer data in case of different signal speeds
  - multiplexing different channels
  - communicate with the external device independently of the CPU as far as possible
     often up to the level of a complete embedded µcontroller

#### Hardware Fundamentals

# I/O interfaces via dedicated I/O-buses



- I/O protection is given by protected CPU instructions are need to be done in protected mode.
- Potentially less efficient, since all I/O operations need to be done in the OS-kernel no obvious DMA - everything needs to be transferred via the CPU, I/O bus is processor specific

© 2003 Uwe R. Zimmer, International University Bremen

#### Hardware Fundamentals

### I/O interfaces via system-bus



- I/O protection requires / is identical with memory protection, DMA possibilities, expandible
- System bus can be a bottle-neck, I/O interfaces are processor dependent

#### Hardware Fundamentals

# I/O interfaces via system-bus and I/O bus controller



- I/O protection requires / is identical with memory protection, DMA possibilities, expandible
- System bus load can be reduced, I/O bus is platform independent, e.g. PCI, SCSI, ...

#### Hardware Fundamentals

# Basic I/O device programming

- **Status driven:** the computer polls for information (used in dedicated µcontrollers and pre-scheduled hard real-time environments)
- Interrupt driven: The data generating device may issue an interrupt when new data had been detected / converted or when internal buffers are full
  - **Program controlled:** The interrupts are handled by the CPU directly (by changing tasks, calling a procedure, raising an exception, free tasks on a semaphore, sending a message to a task, ...)
  - **Program initiated:** The interrupts are handled by a DMA-controller. No processing is performed. Depending on the DMA setup, *cycle stealing* can occur and needs to be considered for the worst case computing times.
  - **Channel program controlled:** The interrupts are handled by a dedicated channel device. The data is transferred and processed. Optional memory-based communication with the CPU. If the channel controller is usually itself a dedicated µengine / µcontroller.

#### Hardware Fundamentals

### Concurrency is an intrinsic feature of real architectures!



Operating systems need to take care of all asynchronous and concurrent resources.

*Concurrency and synchronization are fundamentals of operating systems design!* 

#### μControllers

### *MC68HC05*

- Clock: max. 2.1MHz internal (4.2MHz external)
- Registers: PC, SP (16 bit); Accu, Index, CC (8 bit)
- RAM: 176 bytes
- **ROM**: 5936 bytes
- **EEPROM**: 256 bytes
- Power saving modes (stop, wait, slow)
- Serial: 46-76800 baud (at 2.4576MHz)
- Parallel I/O: 3\*8bit; Parallel in: 1\*8bit
- **Timers**: 1\*16bit
- A/D: 8 channels, 8 bit
- **PWM**: 2 generators





MAIN	BRCLR LDA ADD STA LDA ADC STA LDA	6, TSR, MAIN OCMP+1 #\$D4 TEMPA OCMP #\$30 OCMP TEMPA	;Loop here till Output Compare flag set ;Low byte of Output Compare register ;Add $\Delta t_1 = (50 \text{ ms}/4\mu\text{s})\text{mod}2^8 = \$\text{D}4$ ;Save till high half calculated ;High byte of Output Compare register ;Add $\Delta t_h = (50 \text{ ms}/4\mu\text{s})\text{div}2^8 = \$30$ (+carry) ;Update high byte of Output Compare register
	STA	OCMP+1	;Update low half and reset Output Compare flag
	LDA	TIC	;Get current TIC value
	INCA		;TIC := TIC + 1
	STA	TIC	;Update TIC
	CMP	#20	;20th TIC?, 1 second passed?
	BLO	NOSEC	;If not, skip next clear
	CLR	TIC	;Clear TIC on 20th
NOSEC	EQU	*	
	JSR	TIME	;Update time-of-day & day-of-week
	JSR	Kypad	;Check/service keypad
	JSR	A2D	;Check Temp Sensors
	JSR	HVAC	;Update Heat/Air Cond Outputs
	JSR	LCD	;Update LCD display
	BRA	MAIN	;End of main loop

© 2003 Uwe R. Zimmer, International University Bremen





#### μControllers





© 2003 Uwe R. Zimmer, International University Bremen

100 C

Page 154 of 432 (chapter 2: to 157)

A CONTRACTOR OF CONTRACTOR OF

#### µControllers MPC565

- -40° +125°C, power dissipation: 0.8 1.12W
- CPU: PowerPC core (incl. FPU & BBC), 40/56MHz
- Memory: flash: 1M, static: 36K, 32 32-bit registers
- Time processing units: 3 (via dual-ported RAM)
- Timers: 22 channels (PWM & RTC supported)
- A/D convertors: 40 channels, 10bit, 250kHz
- Can-bus: 3 TOUCAN modules
- Serial: 2 interfaces
- Interrupt controller: 48 sources on 32 levels
- Data link controller: SAE J1850 class B communications module
- Real-time embedded application development interface: NEXUS debug port (IEEE-ISTO 5001-1999)
- Packing: 352/388 ball PBGA



#### µControllers MPC565

# Time processing unit

#### a special-purpose µcontroller:

- Independent µengine.
- 16 digital I/O channels with independent *match* and *capture* capabilities.
- Meant to operate these I/O channels for timing control purposes.
- Predefined µengine command set (ROM functions in control store).
- 2 16-bit time bases



#### Summary

### Hardware Fundamentals

- General computer architecture
- CPU
- Registers
- Traps/Interrupts & protected modes
- Memory
  - General memory layout
  - Caching
- I/O systems
  - I/O controllers, I/O buses, device programming
- Some examples of µprocessors
  - Small scale µcontroller (68HC05)
  - Full scale integrated processor (MCP565)