

- Full scale integrated processor (MCP565)
- © 2003 Uwe R. Zimmer, International University Bremen

- Page 9 of 432 (chapter 0: to 12)



Table of contents

3.2 Deadlocks

Ignorance & recovery

• # 'kill some seemingly persistently blocked processes from time to time' (exasperation)

Deadlock detection & recovery

- · @ multiple methods for detection, e.g. resource allocation graphs, Banker's algorithm
- recovery is mostly 'ugly'

Deadlock avoidance

• check system safety before allocating resources, e.g. Banker's algorithm

• Deadlock prevention

• *«* eliminate one of the pre-conditions for deadlocks

© 2003 Live R. Zimmer. International University Bremen

Page 10 of 432 (chapter 0: to 12)



Introduction

Uwe R. Zimmer – International University Bremen



Operating Systems & Networks

Operating Systems & Networks

[Tanenbaum97]

[Tanenbaum95]

Prentice Hall, 1997

Prentice Hall, 1995

Andrew S. Tanenbaum

Distributed Operating Systems

References for this chapter

all references and some links are available on the course page

Table of contents

3.3 Scheduling

Basic performance based scheduling

- C: is not known: first-come-first-served (FCFS), round robin (RR),
- and feedback-scheduling C; is known: shortest job first (SJF), highest response ration first (HRRF) shortest remaining time first (SRTF)-scheduling

Basic predictable scheduling

• Fixed Priority Scheduling (FPS) with Rate Monotonic (RMPO) Earliest Deadline First (EDF)

Real-world extensions

[Silberschatz01]

[Stallings2001]

Greg Gagne

William Stallings

Operating Systems

Prentice Hall, 2001

Operating System Concepts

John Wiley & Sons, Inc., 2001

· Aperiodic, sporadic, soft real-time tasks

Abraham Silberschatz, Peter Bear Galvin,

• Synchronized talks (priority inheritance, priority ceiling protocols)

© 2003 Live R. Zimmer. International University Bremen

Page 11 of 432 (chapter 0: to 12)

Andrew S. Tanenbaum, Albert S. Woodhull

Operating Systems: Design and Implementation

Operating Systems & Networks

Operating Systems & Networks

Table of contents

4. Memorv

Simple paging, multi-level paging, combined segmentation & paging

What are operating system based on?

Hardware environments / configurations:

- stand-alone, universal, single-processor machines
- · symmetrical multiprocessor-machines
- · local distributed systems
- · open, web-based systems
- · dedicated/embedded computing

© 2003 Live R. Zimmer, International Liniversity Bremer

· Requirements & hardware structures

• Simple segmentation

Virtual memory management algorithms

Fetching & placement

 Replacement · Resident set management

Load control

© 2003 Liwe R. Zimmer. International University Bremen

Cleaning

MMU features & requirements

· Translation look aside buffers

· Partitioning, segmentation, paging & virtual memory

Hashed tables, Inverted page tables

What is the common ground for operating systems?

What is an operating system?

Operating Systems & Networks

What is an operating system?

1. A virtual machine!

... offering a more comfortable, robust, reliable, flexible ... machine

Tasks		
OS	Tasks	Tasks
Hardware	RT-OS Hardware	Hardware
Typ. general OS	Typ. real-time system	Typ. embedded system

© 2003 Uwe R. Zimmer. International University Bremer

Operating Systems & Networks

What is an operating system?

2. A resource manager!

... dealing with all sorts of devices and coordinating access

Operating systems deal with

- · processors,
- memory
- mass storage
- · communication channels
- devices (timers, special purpose processors, interfaces, ...)
- and many tasks/processes/programs, which are applying for access to these resources

Operating Systems & Networks What is an operating system? Is there a standard set of features for an operating system? the term 'operating systems' covers 4KB kernels, as well as 1GB installations of general purpose OSs. Is there a minimal set of features?

☞ almost

memory management, process management and inter-process communication/synchronization will be considered essential in most systems.

Is there always an explicit operating system?

some languages and development systems operate with stand-alone run-time-environments. Page 18 of 432 (chapter 1: to 89) © 2003 Uwe R. Zimmer. International University Bremen

© 2003 Uwe R. Zimmer, International University Bremen

Page 17 of 432 (chapter 1: to 89)

Page 14 of 432 (chapter 1: to 89)

Page 12 of 432 (chapter 0: to 12)

Page 15 of 432 (chapter 1: to 89)

The evolution of operating systems

- in the beginning: single user, single program, single task, serial processing an OS
- 50s: System monitors / batch processing
- The monitor ordered the sequence of jobs and triggered their sequential execution
- 50s-60s: Advanced system monitors / batch processing: or the monitor is handling interrupts and timers
- first support for memory protection
- ar first implementations of privileged instructions (accessible by the monitor only).
- early 60s: Multiprogramming systems: ar employ the long device I/O delays for switches to other, runable programs
- early 60s: Multiprogramming, time-sharing systems: assign time-slices to each program and switch regularly
- early 70s: Multitasking systems multiple developments resulting in UNIX (besides others)
- · early 80s: single user, single tasking systems, with emphasis on user interface (MacOS) or APIs. MS-DOS, CP/M, MacOS and others first employed 'small scale' CPUs (personal computers).
- mid-80s: Distributed/multiprocessor operating systems modern UNIX systems (SYSV, BSD)

© 2003 Live R. Zimmer. International University Bremen

Page 19 of 432 (chapter 1: to 89)

 Infrared communication (e.g. IrDA) Modem

© 2003 L/we R. Zimmer. International University Bremen



Operating Systems & Networks

Types of current operating systems

Parallel operating systems

• support for a large number of processors, either:

- symmetrical each CPU has a full copy of the operating system
- asymmetrical:

or

- only one CPU carries the full operating system,
- the others are operated by small operating system stubs to transfer code or tasks.

Operating Systems & Networks

The evolution of communication systems

- 1901: first wireless data transmission (Morse-code from ships to shore)
- · '56: first transmission of data through phone-lines
- · '62: first transmission of data via satellites (Telstar)
- '69: ARPA-net (predecessor of the current internet)
- 80s: introduction of fast local networks (LANs): ethernet, token-ring
- 90s: mass introduction of wireless networks (LAN and WAN)

Currently: standard consumer computers come with


- · High speed network connectors (e.g. GB-ethernet)
- Wireless LAN (e.g. IEEE802.11)
- Local device bus-system (e.g. firewire)
- Wireless local device network (e.g. bluetooth)

Operating Systems & Networks

Types of current operating systems

Distributed operating systems

- all CPUs carry a small kernel operating system for communication services.
- · all other OS-services are distributed over available CPUs
- · services may migrate
- · services can be multiplied in order to
 - guarantee availability (hot stand-by)
 - · or to increase throughput (heavy duty servers)



- 80s: PCs starting with almost none of the classical OS-features and services. but with an user-interface (MacOS) and simple device drivers (MS-DOS)
- Iast 20 years: evolving and expanding into current general purpose OSs:
 - Solaris (based on SVR4, BSD, and SunOS)
 - LINUX (open source UNIX re-implementation for x86 processors and others)
 - · current Windows (proprietary, partly based on Windows NT, which is 'related' to VMS)

Operating Systems & Networks

- MacOS X (Mach kernel with BSD Unix and an proprietary user-interface)
- · Multiprocessing is supported by all these OSs to some extend.
- None of these OSs is very suitable for embedded systems, also trials have been performed.
- All of these OSs are not suitable at all for distributed or real-time systems.

Page 21 of 432 (chapter 1: to 89)

Operating Systems & Networks

Types of current operating systems

Real-time operating systems

© 2003 Live R. Zimmer. International University Bremen

1

- Fast context switches? should be fast anyway
- Small size?

 should be small anyway
- Quick responds to external interrupts? or not 'quick', but predictable
- Multitasking? or real time systems are often multitasking systems
- 'low level' programming interfaces? or needed in many operating systems
- Interprocess communication tools? or needed in almost all operating systems
- High processor utilization? or fault tolerance builds on redundancy!

© 2003 Live R. Zimmer, International Liniversity Bremen

Page 22 of 432 (chapter 1: to 89)

© 2003 Uwe R. Zimmer. International University Bremer

Page 23 of 432 (chapter 1: to 89)

Page 20 of 432 (chapter 1: to 89)

© 2003 Live R. Zimmer, International University Bremen

© 2003 Uwe R. Zimmer, International University Bremer

Page 24 of 432 (chapter 1: to 89

Operating Systems & Networks

Types of current operating systems

Real-time operating systems requesting ...

- The logical correctness of the results as well as
- the correctness of the time, when the results are delivered

Predictability! (not performance!)


All results are to be delivered just-in-time – not too early, not too late.

Timing constraints are specified in many different ways often as a response to 'external' events @ reactive systems

© 2003 Uwe R. Zimmer. International University Bremen

Operating Systems & Networks

Roots of current commercial operating systems



Operating Systems & Networks

Types of current operating systems

Embedded operating systems

very small footprint (often a few KBs)

· none or limited user-interaction 90-95% of all processors are working here!

· usually real-time systems, often hard real-time systems



 (hierarchical) Finite state machines synchronous languages: Esterel, syncEifel, synERJY, ...

Programming styles alternatives

Imperative \leftrightarrow Functional \leftrightarrow Declarative \leftrightarrow Data-flow \leftrightarrow Finite state machines Static ↔ Dynamic Modular ↔ Concurrent ↔ Distributed Synchronous ↔ Continuous time Control oriented ↔ Data oriented

- Concurrency
 support for tasking/threading
- Distribution

 support for message passing or rpc
- Reliability @ detect errors at compile-time or in the run-time environment
- Large systems @ scalable, modular, or object-oriented + separate compilation
- Predictability

Page 34 of 432 (chapter 1: to 89)

operations which will lead to unforeseeable timing behaviours (e.g. garbage collection)

- Ada95 (for your understanding)
- JAVA (for some distribution and object orientated features)
- POSIX (as the IEEE standard for (UNIX-) OS interfaces)
- ... others in places

Ada95

Ada95 is a standardized (ISO/IEC 8652:1995(E)) 'general purpose' language with core language primitives for

- strong typing, separate compilation (specification and implementation), object-orientation,
- concurrency, monitors, rpcs, timeouts, scheduling, priority ceiling locks
- strong run-time environments
- ... and standardized language-annexes for
- additional real-time features, distributed programming, safety and security issues.

```
© 2003 Live R. Zimmer. International University Bremen
```

- system-level programming, numeric, informations systems,

- ... refreshing:
- specification and implementation (body) parts, basic types
- exceptions
- information hiding in specifications ('private')
- generic programming
- class-wide programming ('tagged types')
- monitors and synchronisation ('protected', 'entries', 'selects', 'accepts')

A simple queue implementation

procedure Engueue (Item: in Element: Queue: in out Queue_Tupe) is

Operating Systems & Networks

Ada95

A crash course

abstract types and dispatching

package body Queue_Pack_Simple is

© 2003 Liwe R. Zimmer. International University Bremen © 2003 Uwe R. Zimmer. International University Bremen Page 38 of 432 (chapter 1: to 89)

Operating Systems & Networks

... introducing:

constants

The second

beain

some type attributes

parameter specification

Page 39 of 432 (chapter 1: to 89)

Operating Systems & Networks

A simple queue specification

package Queue_Pack_Simple is

OueueSize : constant Positive := 10: type Element is new Positive range 1_000..40_000; tupe Marker is mod OueueSize: type List is array (Marker'Range) of Element; type Queue_Type is record Top, Free : Marker := Marker'First; Elements : List; end record: procedure Engueue (Item: in Element; Queue: in out Queue_Type);

procedure Dequeue (Item: out Element; Queue: in out Queue_Type);

end Queue_Pack_Simple;

© 2003 Live R. Zimmer. International Liniversity Bremen

Page 40 of 432 (chapter 1: to 89)

Page 43 of 432 (chapter 1: to 89)

Page 37 of 432 (chapter 1: to 89)

© 2003 Live & Zimmer International Liniversity Bremer

Page 41 of 432 (chapter 1: to 89)

© 2003 Live R. Zimmer, International University Bremen

procedure Queue_Test_Simple is

Queue : Queue_Type;

Enqueue (2000, Queue);

Dequeue (Item, Queue);

Item : Element:

end Queue_Test_Simple;

Page 42 of 432 (chapter 1: to 89

Operating Systems & Networks Ada95 Exceptions ... introducing: exception handling • enumeration types functional type attributes

Operating Systems & Networks

A queue specification with proper exceptions

package Queue_Pack_Exceptions is

OueueSize : constant Integer := 10: type Element is (Up, Down, Spin, Turn); type Marker is mod QueueSize; type List is array (Marker'Range) of Element; type Queue_State is (Empty, Filled); type Queue_Type is record Top, Free : Marker := Marker'First:

State : Queue_State := Empty; Elements : List; end record:

procedure Enqueue (Item: in Element; Queue: in out Queue_Type); procedure Dequeue (Item: out Element; Queue: in out Queue_Type);

Queueoverflow, Queueunderflow : exception;

end Queue_Pack_Exceptions;

© 2003 Uwe R. Zimmer. International University Bremen

© 2003 Uwe R. Zimmer. International University Bremen Page 44 of 432 (chapter 1: to 89)





Operating Systems & Networks

Operating Systems & Networks

Operating Systems & Networks

A simple queue test program

Dequeue (Item, Queue); -- will produce an unpredictable result!

Ada95

Basics

• specification and implementation (body) parts

with Queue_Pack_Simple; use Queue_Pack_Simple;

some basic types (integer specifics)

A queue implementations with proper exceptions

package body Queue_Pack_Exceptions is procedure Engueue (Item: in Element; Queue: in out Queue_Type) is begin if Queue.State = Filled and Queue.Top = Queue.Free then raise Queueoverflow; end if; Queue.Élements (Queue.Free) := Item; Queue.Free := Marker'Pred (Queue.Free); Queue.State := Filled; end Enqueue; procedure Dequeue (Item: out Element; Queue: in out Queue_Type) is begin if Queue.State = Empty then raise Queueunderflow; end if; Item := Queue.Elements (Queue.Top); Queue.Top := Marker'Pred (Queue.Top); if Queue.Top = Queue.Free then Queue.State := Empty; end if; end Dequeue; end Queue_Pack_Exceptions;

end Dequeue:

end Queue_Pack_Simple;

end Enqueue; procedure Dequeue (Item: out Element; Queue: in out Queue_Type) is beain


begin

:= Queue.Elements (Queue.Top); Item

Oueue.Free := Oueue.Free - 1:

Queue.Top := Queue.Top - 1;

Queue.Elements (Queue.Free) := Item;



Item

exception

Page 49 of 432 (chapter 1: to 89)

Queue_Copy := Queue;

when Queueoverflow

© 2003 Live R. Zimmer. International Liniversity Bremer

end Oueue_Test_Private:

Dequeue (Item, Queue);

beain


: Element;

Dequeue (Item, Queue); -- will produce a 'Queue underflow

when Queueunderflow => Put ("Queue underflow");

Enqueue (Item => 1, Queue => Queue);

```
raise Queueoverflow:
                                              end if:
       Queue.Élements (Queue.Free) := Item;
       Queue.Free := Queue.Free - 1;
       Oueue.State := Filled:
    end Enqueue;
    procedure Dequeue (Item: out Teme t; Queue: in out Queue_Type) is
    begin
       if Queue.State = Eloty then
       raise Quelles der low;
end if;
       Item : Queu. Elements
Queue.To, := Ducue.Top - 1;
                  : Quev. Elements (Queue.Top);
        if Queue. p = Queue.Free then Queue.State := Empty; end if;
    end Dequeue:
 end Oueue_Pack_Private:
© 2003 Live R. Zimmer. International Liniversity Bremen
```



44.2
Operating Systems & Networks
A generic queue implementation
package body Queue_Pack_Generic is
<pre>procedure Enqueue (Item: in Element; Queue: in out Queu_Type) is begin if Queue.State = Filled and Queue.Top = Queue rre; the raise Queueoverflow; end if; Queue.Elements (Queue.Free) := Item; Queue.Free := Queue.Free - 1; Queue.State := Filled; end Enqueue; procedure Dequeue (Item: out Tlement; Queue: in out Queue_Type) is begin if Queue.State = E big then raise Queres der low; end if, Item : Queue Elements (Queue.Top); Queue.Top := Queue.Free then Queue.State := Empty; end if; end Dequeue;</pre>
end Queue_Pack_Generic;

-- compiler-error: left hand of assignment must not be limited type

=> Put ("Oueue overflow");

Generic packages ... introducing: specification of generic packages instantiation of generic packages

Top, Free : Marker

Elements : List;

© 2003 Live R. Zimmer, International Liniversity Bremer

State : Queue_State := Empty;

Operating Systems & Networks

A queue specification with proper information hiding

:= Marker'First;

Ada95

Operating Systems & Networks


Page 48 of 432 (chapter 1: to 89)

Page 51 of 432 (chapter 1: to 89

Page 50 of 432 (chapter 1: to 89)

Page 53 of 432 (chapter 1: to 89)

```
Operating Systems & Networks
                        A generic queue test program
 with Queue_Pack_Generic;
 with Ada.Te×t_IO;
                           use Ada.Text_IO;
 procedure Queue_Test_Generic is
    package Queue_Pack_Positive is
       new Queue_Pack_Generic (Element => Positive);
    use Queue_Pack_Positive;
    Queue : Queue_Type;
    Item : Positive:
 begin
    Engueue (Item => 1, Oueue => Oueue):
    Dequeue (Item, Queue);
    Dequeue (Item, Queue); -- will produce a 'Queue underflow'
 exception
    when Oueueunderflow => Put ("Queue underflow");
    when Oueueoverflow => Put ("Oueue overflow");
 end Queue_Test_Generic;
© 2003 Uwe R. Zimmer. International University Bremen
                                                               Page 54 of 432 (chapter 1: to 89)
```



procedure Enqueue (Item: in Element; Queue: in out Ext_Queue_Type); procedure Read_Queue (Item: out Element; Queue: in out Ext_Queue_Type);

end Oueue_Pack_Object:

rnational University Bremen	Page 58 of 432 (chapter 1: to 89)
Operating Systems	& Networks
Ada95	
Object oriented program	nming II

... introducing:

© 2003 Liwe R. Zimmer Inte

- private tagged types
- objects which are protected against their children also

<pre>type Element is new Positive range 11000; type Marker is mod QueueSize; type List is array (Marker'Range) of Element; type Queue_State is (Empty, Filled); type Queue_Type is tagged record Top, Free : Marker := Marker'First; State : Queue_State := Empty; Elements : List; end record; procedure Enqueue (Item: in Element; Queue: in out Queue_Type);</pre>	begin if Queue.State = Fil raise Queueoverfil end if; Queue.Elements (Queue Queue.Free := Queue Queue.State := Filler end Enqueue; procedure Dequeue (Item begin if Queue.State := Eis raise Queueu der end if; Item :: Queu.E
procedure Dequeue (Item: out Element; Queue: in out Queue_Type); Queueoverflow, Queueunderflow : exception;	Queue.To, := Queue.To if Queue. pp = Queue end Dequeue;
end Queue_Pack_Object_Base;	end Queue_Pack_Object_Base
Operating Systems & Networks A derived open queue class implementation	
▼ package body Queue_Pack_Object is procedure Enqueue (Item: in Element; Queue: in out Ext_Queue_Type) is	with Queue_Pack_Object_Base with Queue_Pack_Object; with Ada.Text_IO;
begin Enqueue (Item, Queue_Type (Queue));	procedure Queue_Test_Objec
Queue.Reader_State := Filled; end Enqueue;	Queue : Ext_Queue_Type; Item : Element;
<pre>procedure Read_Queue (Item: out Element; Queue: in out Ext_Queue_Type) is begin if Queue.Reader_State = Empty then raise Queueunderflow; end if; Item := Queue.Elements (Queue.Reader); Queue.Reader := Queue.Reader - 1;</pre>	begin Enqueue (Item => 1, Queu Read_Queue (Item, Queue) Enqueue (Item => 5, Queu Dequeue (Item, Queue); Dequeue (Item, Queue); Dequeue (Item, Queue);
if Queue.Reader = Queue.Free then Queue.Reader_State := Empty; end if;	exception when Queueunderflow =: when Queueoverflow =:
end Read_Queue;	
end Read_Queue; end Queue_Pack_Object;	end Queue_Test_Object;

An encapsulated queue base class specification

package Queue_Pack_Object_Base_Private is OueueSize : constant Integer := 10; type Element is new Positive range 1..1000; type Queue_Type is tagged limited private;

procedure Engueue (Item: in Element; Queue: in out Queue_Type); procedure Dequeue (Item: out Element; Queue: in out Queue_Type);


Queueoverflow, Queueunderflow : exception;


private

type Marker is mod QueueSize; type List is array (Marker'Range) of Element; type Queue_State is (Empty, Filled); type Queue_Type is tagged limited record Top, Free : Marker := Marker'First; State : Queue_State := Empty; Elements : List; end record:

```
end Queue_Pack_Object_Base_Private;
```

end Queue_Pack_Object_Base_Private; © 2003 Uwe R. Zimmer, International University Bremen





```
Page 57 of 432 (chapter 1: to 89)
```

	🔛 Оре	erating Systems & Networks
	An	open class test program
wi	th Queue_Pack_Object_Base th Queue_Pack_Object; th Ada.Text_IO;	e; use Queue_Pack_Object_Base; use Queue_Pack_Object; use Ada.Text_IO;
pr	ocedure Queue_Test_Object	t is
	Queue : E×t_Queue_Type; Item : Element;	
be	jin Enqueue (Item => 1, Queu Read_Queue (Item, Queue) Enqueue (Item => 5, Queu Dequeue (Item, Queue); Dequeue (Item, Queue); Dequeue (Item, Queue););
		> Put ("Queue underflow"); > Put ("Queue overflow");
© 2003	Uwe R. Zimmer, International University Bremen	Page 60 of 432 (chapter
		erating Systems & Networks ed queue base class implementation
Þa	begin	in Element; Queue: in out Queu_Type) is led and Queue.Top = Queue Frei the ow;

procedure Dequeue (Item: out Teme t; Queue: in out Queue_Type) is

- begin if Queue.State = Eloty then
- raise Quenes ter low; end if;
- Queu. Elements (Queue.Top); Item Queue.To, := Queue.Top - 1;

if Queue. Pp = Queue.Free then Queue.State := Empty; end if; end Dequeue;

```
Page 63 of 432 (chapter 1: to 89)
```

© 2003 Uwe R. Zimmer, International University Bremen

```
Page 62 of 432 (chapter 1: to 89)
```

A derived encapsulated queue class specification

with Queue_Pack_Object_Base_Private; use Queue_Pack_Object_Base_Private; package Queue_Pack_Object_Private is

tupe Ext_Queue_Tupe is new Queue_Tupe with private: subtupe Depth_Tupe is Positive range 1..OueueSize:

procedure Look_Ahead (Item: out Element: Depth: in Depth_Type; Queue: in out Ext_Queue_Type);

private

tupe Ext_Oueue_Tupe is new Oueue_Tupe with null record:

end Queue_Pack_Object_Private;

© 2003 Live R. Zimmer. International University Bremen

Operating Systems & Networks An encapsulated class test program with Queue_Pack_Object_Base_Private; use Queue_Pack_Object_Base_Private; with Queue_Pack_Object_Private; use Queue_Pack_Object_Private; with Ada.Text_IO: use Ada.Text_IO: procedure Queue_Test_Object_Private is Queue : Ext_Queue_Type; Item : Element; begin Enqueue (Item => 1, Queue => Queue); Enqueue (Item => 1, Queue => Queue); Look_Ahead (Item => Item, Depth => 2, Queue => Queue); Enqueue (Item => 5, Queue => Queue); Dequeue (Item, Queue); Dequeue (Item, Queue); Dequeue (Item, Queue); Dequeue (Item, Queue); -- will produce a 'Queue underflow' exception when Queueunderflow => Put ("Queue underflow"); when Queueoverflow => Put ("Queue overflow"); end Queue_Test_Object_Private;

© 2003 Live R. Zimmer, International University Bremen

© 2003 Uwe R. Zimmer. International University Bremen



Operating Systems & Networks

A derived encapsulated queue class implementation

package body Queue_Pack_Object_Private is procedure Look_Ahead (Item: out Element: Depth: in Depth_Type; Queue: in out Ext_Queue_Type) is Storage : Oueue_Tupe: ShuffleItem : Element; begin for I in 1..Depth - 1 loop Dequeue (ShuffleItem, Queue); Enqueue (ShuffleItem, Storage); end loop: Dequeue (Item, Queue); Enqueue (Item, Storage); (...)

© 2003 Live R. Zimmer. International University Bremer

Operating Systems & Networks

Ada95

Tasks & Monitors

- ... introducing:
- protected types
- tasks (definition, instantiation and termination)
- task synchronisation
- entry guards
- entry calls
- accept and selected accept statements

© 2003 Live R. Zimmer International University Bremer

Page 68 of 432 (chapter 1: to 89)

Page 65 of 432 (chapter 1: to 89)

A multitasking protected queue test program

with Queue_Pack_Protected; use Queue_Pack_Protected; with Ada.Text_IO; use Ada.Text_IO; procedure Queue_Test_Protected is Oueue : Protected_Oueue: task Producer is entry shutdown; end Producer; task Consumer is end Consumer task body Producer is Item : Element; Got_It : Boolean; begin 1000 select accept shutdown: exit: -- main task loop else Get_Immediate (Item, Got_It); if Got_It then Queue.Enqueue (Item); -- task might be blocked here! else delay 0.1; --sec. end if: end select; end loop; end Producer; ()Page 71 of 432 (chapter 1: to 89)



Operating Systems & Networks

A protected queue specification

Package Queue_Pack_Protected is

© 2003 Live R. Zimmer. International University Bremen

QueueSize : constant Integer := 10; subtupe Element is Character: type Queue_Type is limited private;

Protected type Protected_Queue is

entru Enqueue (Item: in Element): entry Dequeue (Item: out Element);

private

Queue : Queue_Type;

end Protected_Oueue:

private

type Marker is mod QueueSize; type List is array (Marker'Range) of Element; type Queue_State is (Empty, Filled); type Queue_Type is record Top, Free : Marker := Marker'First; State : Queue_State := Empty; Elements : List; end record:

end Queue_Pack_Protected; © 2003 Live R. Zimmer, International University Breme

Page 69 of 432 (chapter 1: to 89

Page 66 of 432 (chapter 1: to 89)

Operating Systems & Networks

A multitasking protected queue test program (cont.)

(...)

task bodu Consumer is

Item : Element:

beain

1000

Queue.Dequeue (Item); -- task might be blocked here!

Put ("Received: "); Put (Item); Put⊥ine ("!");

- if Item = 'q' then
- Put_Line ("Shutting down producer"); Producer.Shutdown;
- Put⊥ine ("Shutting down consumer"); exit; -- main task loop
- end if: end loop:

end Consumer;

beain

null

end Oueue_Test_Protected: © 2003 Uwe R. Zimmer. International University Bremen

Page 64 of 432 (chapter 1: to 89)

Page 67 of 432 (chapter 1: to 89)

© 2003 Uwe R. Zimmer. International University Bremen



Ada95

Abstract types & dispatching

- ... introducing:
- abstract tagged types
- abstract subroutines
- concrete implementation of abstract types
- dispatching to different packages, tasks, and partitions according to concrete types

Operating Systems & Networks

An abstract queue specification


- package Queue_Pack_Abstract is
- subtype Element is Character;
- type Queue_Type is abstract tagged limited private;
- procedure Enqueue (Item: in Element; Queue: in out Queue_Type) is abstract;
- procedure Dequeue (Item: out Element; Queue: in out Queue_Type) is abstract;


private

type Queue_Type is abstract tagged limited null record; end Queue_Pack_Abstract;

© 2003 Uwe R. Zimmer, International University Bremen

Page 73 of 432 (chapter 1: to 89) © 2003 Uwe R. Zimmer, International University Bremen





Ada95 language status


- Established language standard with free and commercial compilers available for all major OSs.
- Stand-alone runtime environments for embedded systems (some are only available commercially).
- Special (yet non-standard) extensions (i.e. language reductions and proof systems) for extreme small footprint embedded systems or high integrity real-time environments available - Ravenscar profile systems.
- has been used and is in use in numberless large scale projects
 (e.g. in the international space station, and in some spectacular crashes: e.g. Ariane 5)

Operating Systems & Networks

POSIX

Portable Operating System Interface for Computing Environments

- IEEE/ANSI Std 1003.1 and following
- Program Interface (API) [C Language]
- more than 30 different POSIX standards (a system is 'POSIX compliant', if it implements parts of just one of them!)



Operating Systems & Networks


A concrete queue specification

with Oueue_Pack_Abstract: use Oueue_Pack_Abstract:

type Real_Queue is new Queue_Type with private;

OueueSize : constant Integer := 10:

package Queue_Pack_Concrete is



 1003.21
 Distributed Real-time
 buffer management, send control blocks, asynchronous and synchronous operations, bounded blocking, message priorities, message labels, and implementation protocols

© 2003 Uwe R. Zimmer, International University Bremen

© 2003 Uwe R. Zimmer, International University Bremen

Page 80 of 432 (chapter 1: to 89) © 2003 Uwe R. Zimmer, International University Bremen

POSIX - 1003.1b

Frequently employed POSIX features include:

- Timers: delivery is accomplished using POSIX signals
- Priority scheduling: fixed priority, 32 priority levels
- Real-time signals: signals with multiple levels of priority
- Semaphore: named semaphore

© 2003 Live R. Zimmer. International University Bremen

- Memory queues: message passing using named queues
- · Shared memory: memory regions shared between multiple processes
- Memory locking: no virtual memory swapping of physical memory pages

Page 82 of 432 (chapter 1: to 89)



Operating Systems & Networks

POSIX – example: setting a timer

void timer_create(int num_secs, int num_nsecs)

struct sigaction sa: struct sigevent sig_spec; sigset_t allsigs; struct itimerspec tmr_setting; timer_t timer_h; /* setup signal to respond to timer */ sigemptyset(&sa.sa_mask); sa.sa_flags = SA_SIGINF0; sa.sa_sigaction = timer_intr; if (sigaction(SIGRTMIN, &sa, NULL) < 0) perror('sigaction'); sig_spec.sigev_notify = SIGEV_SIGNAL; sig_spec.sigev_signo = SIGRTMIN;

© 2003 Uwe R. Zimmer, International University Bremen

© 2003 Uwe R. Zimmer. International University Bremen

Operating Systems & Networks

Languages

Languages used in this course

	Ada	RT-Java	C/C++	Posix		
Predictability	*** (specific run-time env.)	 (OOP)	implementation dependent	implementation dependent		
low-level interfaces	***	-	**	**		
Concurrency	***	**		**		
Distribution	**	***		*		
Error detection (compiler, tools)	** (strong typing)	**				
Large systems	***	***	OOP C++ style (no support in C)	/		

	POSIX 1003.1 (Base POSIX)	POSIX 1003.1b (Real-time extensions)	POSIX 1003.1c (Threads)				
Solaris	Full support	Full support	Full support				
IRIX	Conformant	Full support	Full support				
LynxOS	Conformant	Full support	Conformant (Version 3.1)				
QNX Neutrino	Full support	Partial support (no memory locking)	Full support				
Linux	Full support	Partial support (no timers, no message queues)	Full support				
VxWorks	Partial support (different process model)	Partial support (different process model)	Supported through third party product				

POSIX – support in some OSs

Operating Systems & Networks

Operating Systems & Networks

POSIX – example: setting a timer (cont.)

/* create timer, which uses the REALTIME clock */ if (timer_create(CLOCK_REALTIME, &sig_spec, &timer_h) < 0) perror('timer create');

/* set the initial expiration and frequency of timer */ tmr_setting.it_value.tv_sec = 1;

- tmr_setting.it_value.tv_nsec = 0;
- tmr_setting.it_interval.tv_sec = num_secs;

tmr_setting.it_interval.tv_sec = num_nsecs; if (timer_settime(timer_h, 0, &tmr_setting,NULL) < 0) perror('settimer'):

/* wait for signals */ sigemptyset(&ailsigs); while (1) {

sigsuspend(&allsigs);

/* routine that is called when timer expires */ void timer_intr(int sig, siginfo_t *extra, void *cruft)

/* perform periodic processing and then exit */

Page 85 of 432 (chapter 1: to 89

Operating Systems & Networks

Summary

Introduction to operating systems

- · Features (and non-features) of operating system
- · Common grounds for operating systems
- Historical perspectives
- · Types of current operating systems
- · Design principles for system software (monoliths & µkernels)
- · Examples of languages considered for system level programming:
 - Java
 - Ada95
 - POSIX interfaces

 - C/C++

}

Operating Systems & Networks

POSIX – other languages

POSIX is a 'C' standard ...

- ... but **bindings to other languages** are also (suggested) POSIX standards:
- Ada: 1003.5*, 1003.24 (some PAR approved only, some withdrawn)
- Fortran: 1003.9 (6/92)
- Fortran90: 1003.19 (withdrawn)
- ... and there are POSIX standards for task-specific POSIX profiles, e.g.:
- Super computing: 1003.10 (6/95)
- Realtime: 1003.13, 1003.13b (3/98)
- profiles 51-54: combinations of the above RT-relevant POSIX standards or RT-Linux
- Embedded Systems: 1003.13a (PAR approved only)
- © 2003 Uwe R. Zimmer, International University Bremen

Operating Systems & Networks

Page 84 of 432 (chapter 1: to 89)

POSIX – example: setting a timer (cont.)

```
/* create timer, which uses the REALTIME clock */
if (timer_create(CLOCK_REALTIME, &sig_spec, &timer_h) < 0)
         perror('timer create'):
     /* set the initial expiration and frequency of timer */
    tmr_setting.it_value.tv_sec = 1;
    tmr_setting.it_value.tv_nsec = 0;
    tmr_setting.it_interval.tv_sec = num_secs;
    tmr_setting.it_interval.tv_sec = num_nsecs;
       ine (1) { remember the Pearl timers(
sigsuspend(&alls <sub>AFTER</sub> 30 HIN ALL 5 HIN DURING 1 HAS ACTIVATE Help;
                                      remember the Pearl timers?
    if ( timer_settime(timer_h, 0, &tmr_setting,NULL) '
    /* wait for signals */
    sigemptyset(&allsigs)
    while (1) {
/* routine that is called when timer expires */
void timer_intr(int sig, siginfo_t *extra, void *cruft)
```

/* perform periodic processing and then exit */



Hardware Fundamentals Uwe R. Zimmer – International University Bremen

Page 89 of 432 (chapter 1: to 89)




References for this chapter

[Silberschatz01] – Chapter 2 Abraham Silberschatz, Peter Bear Galvin, Greg Gagne Operating System Concepts John Wiley & Sons, Inc., 2001

[Stallings2001] – Chapter 1 William Stallings Operating Systems Prentice Hall, 2001

all references and some links are available on the course page



Hardware Fundamentals

Operating Systems & Networks

 Bus-systems carry device, address information and data (8-64 bit wide) as well as control lines in groups such as: · arbitration, synchronization, requests, interrupts, priorities


© 2003 Uwe R. Zimmer, International University Bremen

© 2003 Live R. Zimmer. International University Bremen

© 2003 Uwe R. Zimmer. International University Bremen

Page 91 of 432 (chapter 2: to 157)

Page 94 of 432 (chapter 2: to 157)



41=F		
Operating System	15 &	Networks
Hardware Fundamentals	Re	gister structure
Often divided into a	Privileged	Status (SR) or Condition codes (CC) Instruction (IR) Program counter (PC)
 Switch from non-privileged section Switch from non-privileged to privileged mode only via traps or interrupts (later in this chapter) 	Privil	Stack pointer (SP) Special registers (privileged, e.g. page table pointers)
SR, IR, PC, SP + some general registers (or at least one 'accumulator') are found in all current processor designs	q	Dedicated registers (mostly used in specific addressing modes)
 Special and dedicated registers are not used in all architectures 	Non-privileged	Universal registers

Seauence Control Address Data ALU Registers 1/0 Memo Memory Interface

CPU components relevant for this course;

© 2003 Live R. Zimmer. International University Bremen

register-set, sequencer ('normal operation'), interrupt controller, protected modes

Asynchronism

Interrupts

• Interrupt control: grouping, encoding, prioritising, and en-/disabling interrupt sources

• Context switching: mechanisms for cpu-state saving and restoring + task-switching

Required mechanisms for interrupt driven programming:

• Interrupt identification: Interrupt vectors, interrupt states

Operating Systems & Networks


Hardware Fundamentals

The CPU

Page 93 of 432 (chapter 2: to 157)

I/O

Interface



Operating Systems & Networks Hardware Fundamentals Main memory layout † † Stack frames PC -Return add Static variables Context reference · Every sub-program call leaves an entry on the stack with all relevant information: parameters Local variables • context (not in 'C') Heap · return address Saved environment · Parameters may Return address he removed by: Context refere the calling routine ('C') **† †** · or the called routine Return addres SP Special architectures Context reference Stack support faster parameter passing (e.g. register-bands) I/O

Page 97 of 432 (chapter 2: to 157)

Operating Systems & Networks

Hardware Fundamentals

Privileged instructions

Purpose:

- · prevent user level tasks from by-passing the operating system
- · restrict access form user-level tasks to resources, which are managed by the operating system:
 - Memory

© 2003 Live & Zimmer International Liniversity Bremer

- I/O
- · Structures which are used to administer memory or I/O access (e.g. special registers, MMUs, etc.)

Implementation:

- · declare some instructions privileged
- · implement two (or more) protection levels in the CPU
- · allow changes to a higher privilege level by means of traps/exceptions/interrupts only.

© 2003 Uwe R. Zimmer, International University Bremen

Page 98 of 432 (chapter 2: to 157) © 2003 Uwe R. Zimmer. International University Bremen

In hardware-supported

Page 92 of 432 (chapter 2: to 157)

Asynchronism

Interrupts

Interrupt control:

... at the individual device level

... at the system interrupt controller level

- ... at the operating system level
 - beyond task-level (interrupt service routines)
 - · communicating interrupts to task
 - · transforming interrupts to signals

... at the language level

© 2003 Live R. Zimmer. International University Bremen

Page 100 of 432 (chapter 2: to 157)

Page 106 of 432 (chapter 2: to 157)

Operating Systems & Networks


	LM12L458 – accessible registers																				
A4	A3	A2	A1	Purpose	Туре	D15	D14	4 D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W		Acq	uisition	1	Watch-											
0		to		(RAM Pointer = 00)			Time dog 8/					Timer	Sync		V_{IN-}			V_{IN+}		Pause	Loop
	1	1	1																		
	0	0	0	Instruction RAM	R/W																
0		to		(RAM Pointer = 01)					Don't	Care		>/<	Sign				Lim	iit #1			
	1	1	1																		
	0	0	0	Instruction RAM	R/W	RW															
0		to		(RAM Pointer = 10)					Don't	Care		>/<	Sign				Lim	iit #2			
	1	1	1																		
1	0	0	0	Configuration	R/W		Don't Care DIAG				Test	R	RAM		Auto	Chan	Stand-	Full	Auto-	Reset	Start
				Register							= 0	Pointer		Sel	Zeroec	Mask	by	CAL	Zero		
				Interrupt Enable	R/W		Number of Conversions					equend	ber	INT7	Don't	INT5	INT4	INT3	INT2	INT1	INTO
1	0	0	1	Register			in	Conv	ersion	FIFO	1	ddress	to		Care						
							1	to Gen	erate I	NT2	Ge	nerate	INT1								
												Addres	8								
					R			Actual	Numb	er of		of		INST7	-0-	INST5	INST4	INST3	INST2	INST1	INST
1	0	1	0	Interrupt Status			С	onvers	ion R	sults	s	equend	ber								
				Register			ir	Conv	ersion	FIFO	1	nstructi	on								
												being									
												Execute	d								
1	0	1	1	Timer	R/W				Time	Preset High	Byte					Tim	her Pres	et Low	Byte		
				Register																	
1	1	0	0	Conversion	R		Addre	168	Sign		Convers	ion				Cor	version	Data: L	SBs		
				FIFO			or Si	gn		1	ata: M	SBs									
1	1	0	1	Limit Status	R			-	L	imit #2: Statu	3						Limit #	1: Statu			
				Register																	

Operating Systems & Networks LM12L458 – instruction RAM Type D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A4 A3 A2 A1 Purpose Instruction RAM 8/12 (RAM Pointer = 00) Time dog V_{IN4} type ChannelPlus is (Ch0, Ch1, Ch2, Ch3, Ch4, Ch5, Ch6, Ch7); type ChannelMinus is (Gnd, Ch1, Ch2, Ch3, Ch4, Ch5, Ch6, Ch7); type Resolutions is (TwelveBit, EightBit); type Aquisition_D is new Integer range 0..15; -- 9+2D (12bit), 2+2D (8bit) for ChannelPlus use (Ch0 => 0, Ch1 => 1, Ch2 => 2, Ch3 => 3, Ch4 => 4, Ch5 => 5, Ch6 => 6, Ch7 => 7; for ChannelMinus use (Gnd => 0, Ch1 => 1, Ch2 => 2, Ch3 => 3, Ch4 = 4, Ch5 = 5, Ch6 = 6, Ch7 = 7; for Resolutions use (TwelveBit => 0, EightBit => 1); tupe Instruction is record EndOfLoop, Pause, Sync, Timer, Watchdog : Boolean; Vplus ChannelPlus; . Vminus ChannelMinus; Resolution Resolutions; AquisitionTime : Aquisition D:

© 2003 Uwe R. Zimmer. International University Bremen

Operating Systems & Networks

Interrupts



only one interrupt signal line available!

in order to identify the interrupt reason, an additional read cycle is required!

© 2003 L/we R Zimmer International University Bremen

Page 101 of 432 (chapter 2: to 157)

Page 104 of 432 (chapter 2: to 157)

Operating Systems & Networks 111121158 instruction RAM

	LIVITZL430 – Instruction KAM																						
A4	A	3 A	12	A1	Purpose	Type	D15	D	14 E	13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	1	0	0	Instruction RAM	R/W		A	cquisi	ion		Watch-											
0		b	0		(RAM Pointer = 00)			Time dog 8/			8/12	Timer	Sync	VIN-			V _{IN+}			Pause	Loop		
	1	1	1	1																			
	0	-	0	0	Instruction RAM	R/W																	
0		b	0		(RAM Pointer = 01)					E	Don't (Care		>/<	Sign				Lim	it #1			
	1		1	1																			
	0	-	0	0	Instruction RAM	R/W																	
0		b	0		(RAM Pointer = 10)		Don't Care >/< Sign Limit #2																
	1		1	1																			

every entry in the instruction RAM consists of:

- Loop (1bit): indicates the last instruction and branches to the first one.
- Pause (1bit): halts the sequencer before this instruction
- V_{IN+}, V_{IN-} (2*3 bit): select the input channels (000 selects ground in V_{IN-})

A4

Units_Per_Word : constant Integer := Word_Size / Storage_Unit;

for Instruction use record

© 2003 Uwe R. Zimmer, International University Bremen

		u		
End0fLoop	at	0*Units_Per_Word	range	0 0;
Pause	at	0*Units_Per_Word	range	1 1;
Vplus	at	0*Units_Per_Word	range	24;
Vminus	at	0*Units_Per_Word	range	5 7;
Sync	at	0*Units_Per_Word	range	8 8;
Timer	at	0*Units_Per_Word	range	99;
Resolution	at	0*Units_Per_Word	range	1010;
Watchdog	at	0*Units_Per_Word	range	1111;
AquisitionTime	at	0*Units_Per_Word	range	1215;
end record;				

Operating Systems & Networks

A/D, D/A & Interfaces

LM12L458

12-Bit + sign, 8 channel, A/D converter, controller and interface

Controller features:

- Programmable acquisition times and conversion rates
- 32-word conversion FIFO
- Self-calibration and diagnostic mode
- 8- or 16-bit wide data bus microprocessor or DSP

Typ. applications:

- Data Logging
- Process Control

© 2003 Liwe R. Zimmer. International University Bremen

© 2003 Uwe R. Zimmer. International University Bremen

Page 102 of 432 (chapter 2: to 157)

	ALC: NOT ALC	No.				Operati	0	,						vo				
		and the second	5.54			M12L4											_	
A4	A3	A2	A1	Purpose	Type	D15 D14 D13 D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	R/W	Acquisition	Watch-											
0		to		(RAM Pointer = 00)		Time	dog	8/12	Timer	Sync		V _{IN-}			V_{IN+}		Pause	Loo
	1	1	1															
	0	0	0	Instruction RAM	R/W													
0		to		(RAM Pointer = 01)		Don't C	are		>/⋜	Sign				Lim	it#1			
	1	1	1															
	0	0	0	Instruction RAM	R/W													
0		to		(RAM Pointer = 10)		Don't C	are		>/<	Sign				Lim	it #2			
	1	1	1															

every entry in the instruction RAM consists of (cont.):

- 8/12 (1bit): selects the resolution (8 bit + sign or 12 bit + sign).
- Watchdog (1 bit): activates comparisons with two programmed limits.
- Acquisition time (D) (4bit): the converter takes 9 + 2D cycles (12bit mode) or 2 + 2D cycles (8bit mode) to sample to input. Depends on the input resistance: $D \approx 0.45 \cdot R_{S}[k\Omega] \cdot f_{CLK}[MHz]$ for 12 bit conversions.

• Limits (including sign and comparator): used for Watchdog operation.

Page 105 of 432 (chapter 2: to 157

		ŝ	100	199		(O	D €	era	ati	ng S	ysi	ter	ns	&	N	etv	vo	rks	5		
596.0	100	595		200	a Barbara and a strong of	L	M	1.	2L	.4	58 – i	nst	ruc	tio	n R	АМ			1000200	1001040		
A4	A3	A	2 A	1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DI
	0	0	0		Instruction RAM	R/W		Acqu	uisition		Watch-											
0		to			(RAM Pointer = 00)			т	īme		dog	8/12	Timer	Sync		V _{IN-}			V_{IN+}		Pause	Lo

for Instruction'Size use 16; -- Bits for Instruction'Alignment use 2; -- Storage_Units (Bytes) for Instruction'Bit_Order use High_Order_First;

type Instructions is array (0..7) of Instruction; pragma Pack (Instructions);

ADC_Instructions : Instructions; for ADC_Instructions'Address use To_Address (16#0000132D#);

- - Sync (1bit): wait for an external sync. signal before this instruction.

• Timer (1bit): wait for a preset 16-bit counter delay before this instruction.


© 2003 Live R. Zimmer, International Liniversity Bremer

					(ЭJ	ce	era	ti	ng S	ys	ter	ns	&	N	etv	vo	rks	5		
					L	M	12	2L	45	58 – i	nst	ruc	tio	n R	4 <i>M</i>					-	
4	A3	A2	A1	Purpose	Туре	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0 to 1	0	Instruction RAM (RAM Pointer = 00)	R/W		Acqu Ti	isition me		Watch- dog	8/12	Timer	Sync		V _{IN-}			V _{IN+}		Pause	Loop

end record;

1M121458 – instruction RAM

		L	VI	21	. - .	JU - I	1151	iuc	uo	II N	A/VI						
A4 A3 A2 A1	Purpose	Type	D15 C	14 D13	B D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0 0 0 0 to 1 1 1	Instruction RAM (RAM Pointer = 00)	R/W	A	cquisitio Time	n	Watch- dog	8/12	Timer	Sync		$V_{\rm IN-}$			$V_{IN\ast}$		Pause	Loop
DC_Inst	ructions ((3) :=	FU UST FV	aus Iplu Imin Sync Ime Ieso Iatc	e s us r lut hdo		-	■> F => (=> (=> T => F => F => F	āĺs	;e, ;;e, itBi ;;e,	t,						
DC_Inst	ructions (1) :=	FU UST FV	aus Iplu Imin Iync Ime Ieso Iatc	e s us r lut hdo		-	■> F => (=> (=> F => F => F => F	als Ch1, Ch2, als als fwel	ie, ie, ie, veB		las	t iı	nstr	ruct	ion	





Operating Systems & Networks Asynchronism

Interrupt service routines

(available only in some OSs, e.g. VxWorks)

Purpose:

- Allow full access to the interrupt controller (interrupt vectors, priorities).
- · Change to an interrupt service routine in a predictable amount of time.
- Cannot operate on the level of threads or tasks!
- @ Limitations regarding the accessibility of some OS-facilities (task level system calls)

Operating Systems & Networks

						L	Μ	12	<u>2</u> L	45	58 – i	nst	ruc	tio	n R	AM						×
A4	Α	3 A	12	A 1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	C		0	0	Instruction RAM	R/W		Acqu	isition		Watch-											
0		t	0		(RAM Pointer = 00)			Tit	ne		dog	8/12	Timer	Sync		V _{IN-}			V _{IN+}		Pause	Loop
	1		1	1																		

Data structures in 'C':

enum ChannelPlus {Ch0=0, Ch1, enum ChannelMinus {Gnd=0, Ch1, enum Resolutions {TwelveBit=0 struct {	Ch2, Ch3,	Ch4, Ch5,	Ch6, Ch7}; Ch6, Ch7};	
•				
unsigned int EndOfLoop	: 1;			
unsigned int Pause	: 1;			
ChannelPlus Vplus	: 3;			
ChannelMinus Vininus	: 3;			
unsigned int Sync	: 1;			
unsigned int Timer	: 1:			
Resolutions Resolution	: 1;			
unsigned int Watchdog	: 1;			
unsigned int AquisitionTime				
} Instruction:	• •,			
f instruction,				
© 2003 Uwe R. Zimmer, International University Bremen			Page 110	of 432 (chapter 2: to 157)

-0-**Operating Systems & Networks** LM12L458 – instruction RAM Type D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A4 A3 A2 A1 Purpose (RAM Pointer = 00) 8/12 Time dog Vis VIN

Macro-Assembler style programming:

In order to produce portable code in 'C', it is necessary to set bits manually:

Asynchronism

Interrupt service routines

(available only in some OSs, e.g. VxWorks)

Set the interrupt mask level

Enable interrupts

Set an interrupt vector

Get an interrupt vector

these calls are employed by the language run-time environment or used directly from 'C'-code

Disable interrupts (besides NMI)

Set the interrupt vector base address

Get the interrupt vector base address

Connect a routine to an interrupt vector

```
unsigned int setbits (unsigned int *r,
unsigned int n,
                          unsigned int p,
                          unsigned int x)
    unsigned int mask;
```

```
/* set n bits
/* at position p */
/* to bitstring × */
```

```
mask = ~(~0 << n);
    &= ~(mask (( p);
*r
    |= (× & mask) << p;
*r
```

```
return (*r);
```

© 2003 Uwe R. Zimmer, International University Bremer

Some VxWorks OS entries:

intConnect

intLevelSet

intUnlock

intVecSet

intVecGet

intVecBaseSet

intVecBaseGet

intLock



Page 113 of 432 (chapter 2: to 157)

Operating Systems & Networks

Operating Systems & Networks

Operating Systems & Networks

Asynchronism

Interrupts

VIN

VIN

Page 111 of 432 (chapter 2: to 157)

Page 114 of 432 (chapter 2: to 157)

LM12L458 – instruction RAM

Data structures in 'C':

dog

: 1;

: 3;

: 3;

: 1;

: 1

: 1

1

Time

8/12

A4 A3 A2 A1

struct {

Purnose

(RAM Pointer = 00)

unsigned int EndOfLoop

Resolutions Resolution

unsigned int AquisitionTime : 4;

... at the individual device level

... at the operating system level

communicating interrupts to task

· transforming interrupts to signals

... at the language level

© 2003 Uwe R. Zimmer, International University Bremer

restore stack-frame

restore IP

... at the system interrupt controller level

beyond task-level (interrupt service routines)

InstructionsA[8];

unsigned int Watchdog

InstructionsA *Instructions; Instructions = 0×0000132D;

© 2003 Live R. Zimmer. International Liniversity Brem

unsigned int Pause

ChannelPlus Vplus

ChannelMinus Vminus

unsigned int Sync

unsigned int Timer

} Instruction: Instruction

R.

Interrupt control:

Asynchronism

Interrupt service routines

(available only in some OSs, e.g. VxWorks)

Minimal hardware support (supplied by the cpu):

save essential CPU registers (IP, condition flags) jump to the vectorized interrupt service routine

Minimal wrapper (supplied by the operating system):

save remaining CPU registers (or switch to another register set) save stack-frame

restore CPU registers (or switch back to the former register set)


--> execute user level interrupts service code

```
© 2003 Uwe R. Zimmer. International University Bremen
```


Page 115 of 432 (chapter 2: to 157)

© 2003 Uwe R. Zimmer. International University Bremen

Page 116 of 432 (chapter 2: to 157) © 2003 Uwe R. Zimmer. International University Bremen



Page 126 of 432 (chapter 2: to 157)




Control

Memor

Address

Memor

Interface



© 2003 Uwe R. Zimmer, International University Bremen

nterrupt service routines

Signals (task switch)

Interrupts

RTI

Hardware

Typ. general OS

Traps / Exceptions

· Hierarchy, Caching, Mapping

Registers

Sequencer

ALU

Memory:

I/O

Interface

I/O

nterface




Hardware Fundamentals


Main memory layout:

Basic memory hierarchy

Typical memory sizes	CPU	J	Typical access times	
> 1 KB	Registe	r set	< 1 ns i	
> 64 KB	Level 1	cache	< 1-2 ns	
> 512 KB	Level 2	ache	< 4 ns	
I/O ROM	RAM	RAM	V-RAM I/O	
> 60 GB	Disk	is	< 8 ms	

© 2003 Live R. Zimmer. International University Bremen






© 2003 Live R. Zimmer. International University Bremer

Page 136 of 432 (chapter 2: to 157)

Page 142 of 432 (chapter 2: to 157)

Operating Systems & Networks -01 Hardware Fundamentals Cache write through Cache write through Write requests to cells, which are currently Write to an Write through to main memory stored in the cache, result in: Tag 0 1 2 1. update of the cache entry 2. update of the main memory cell - Cache line -

© 2003 Uwe R. Zimmer. International University Bremer



Operating Systems & Networks Hardware Fundamentals

Cache miss Cache misses Memory read requests to cells, which are not Road from a currently stored in the cache, result in: 1. transfer of the full cache line into an empty of replaceable cache entry. 2. transfer of the data directly from the main memory to the requester. Cooke line

-1)k+1 n-1)k+2 n-1)k+3

Page 137 of 432 (chapter 2: to 157) © 2003 Uwe R. Zimmer, International University Bremen Page 138 of 432 (chapter 2: to 157)

-0-**Operating Systems & Networks** Hardware Fundamentals Cache write (delayed) Cache, delayed writes Write requests to cells, which are currently Write to address stored in the cache, result in: Тал 0 1 2 3 1. update of the cache entry 2. transfer of the full cache line (or the 'touched' entries) at a later point in time. - Cache line Critical in multi-processor / shared memory environments! -1)k+1 n-1)k+2 n-1)k+3 nk-1 nk-1 Page 140 of 432 (chapter 2: to 157) Page 141 of 432 (chapter 2: to 157) © 2003 Uwe R. Zimmer. International University Bremer

Operating Systems & Networks

Hardware Fundamentals

Caching considerations

- · Caches (two-level memories) are meant to maximize the throughput - not the predictability of a system.
- · Cache performance is relying on:
 - Spatial locality: nearby memory cells are likely to be accessed soon
 - · Temporal locality:

recently addressed memory cells are likely to be accessed again soon

- The length of the cache lines are given by the relation between spatial and temporal locality
- · According to some practical evaluations,
- the locality radius seems to be independent of the size of the main memory
- Thus there is an absolute maximum cache-size, beyond which the performance is no longer improving (memory caches of up to about 128KB are considered adequate in most cases).

Operating Systems & Networks

Hardware Fundamentals


More on memory locality

- · Imperative programming will generate linear sequences of instructions mostly (@ spatial locality).
- · Functional and declarative programming turns out to generate more 'jumpy' code, but due to extensive usage of recursions it will show strong temporal locality.
- · Under all programming paradigms CPU-time is often spent in relatively small loops/iterations (@ spatial & temporal locality)
- · Languages, which are using explicit data structures (like arrays and records) will store this data in a compact format (@ spatial locality).

The locality assumptions will thus be justified in the vast majority of all cases




A common computer architecture:



I/O interfaces:


· devices, controllers, communication with CPU, basic device programming

... still it's an heuristic.



Hardware Fundamentals

I/O interfaces via system-bus



• I/O protection requires / is identical with memory protection, DMA possibilities, expandible System bus can be a bottle-neck, I/O interfaces are processor dependent


© 2003 Uwe R. Zimmer. International University Bremen

Page 148 of 432 (chapter 2: to 157)

Operating Systems & Networks

Hardware Fundamentals

Concurrency is an intrinsic feature of real architectures!



Operating systems need to take care of all asynchronous and concurrent resources.

Concurrency and synchronization are fundamentals of operating systems design!

Page 151 of 432 (chapter 2: to 157)

Interrupts 1/0 Interface bus System bus I/O bus ontr



Hardware Fundamentals

I/O interfaces via system-bus and I/O bus controller

 I/O protection requires / is identical with memory protection, DMA possibilities, expandible System bus load can be reduced, I/O bus is platform independent, e.g. PCI, SCSI, ...

© 2003 Uwe R. Zimmer. International University Bremer

Sequencer

Page 149 of 432 (chapter 2: to 157)

E

432 bytes self check RDM

176 bytes RAM

SCI

Page 152 of 432 (chapter 2: to 157)

Operating Systems & Networks µControllers MC68HC05 256 bytes Clock: max. 2.1MHz internal (4.2MHz external) 5950 bytes User ROM (including 14 byter User vectors)


Charge pump

COP watchdog

M68HC05 CPU

- Registers: PC, SP (16 bit); Accu, Index, CC (8 bit)
- RAM: 176 bytes • ROM: 5936bytes
- EEPROM: 256 bytes
- Power saving modes (stop, wait, slow) Serial: 46-76800 baud (at 2.4576MHz)
- Parallel I/O: 3*8bit; Parallel in: 1*8bit
- Timers: 1*16bit
- A/D: 8 channels, 8 bit
- PWM: 2 generators

© 2003 Uwe R. Zimmer, International University Bremen



• I/O protection is given by protected CPU instructions \Im need to be done in protected mode.

 Potentially less efficient, since all I/O operations need to be done in the OS-kernel no obvious DMA - everything needs to be transferred via the CPU, I/O bus is processor specific Page 147 of 432 (chapter 2: to 157)

> **Operating Systems & Networks** Hardware Fundamentals


Basic I/O device programming

- Status driven: the computer polls for information (used in dedicated ucontrollers and pre-scheduled hard real-time environments)
- Interrupt driven: The data generating device may issue an interrupt when new data had been detected / converted or when internal buffers are full
 - Program controlled: The interrupts are handled by the CPU directly (by changing tasks, calling a procedure, raising an exception, free tasks on a semaphore, sending a message to a task, ...)
 - Program initiated: The interrupts are handled by a DMA-controller. No processing is performed. Depending on the DMA setup, cycle stealing can occur and needs to be considered for the worst case computing times.
 - · Channel program controlled: The interrupts are handled by a dedicated channel device. The data is transferred and processed. Optional memory-based communication with the CPU. or the channel controller is usually itself a dedicated µengine / µcontroller.

© 2003 Uwe R. Zimmer. International University Bremen

Page 150 of 432 (chapter 2: to 157)

Ĩ	a la	Оре	erating Systems & Networks
MAIN	BRCLR	6,TSR,MAIN	;Loop here till Output Compare flag set
	LDA	OCMP+1	;Low byte of Output Compare register
	add	#\$D4	;Add $\Delta t_1 = (50 \text{ ms}/4 \mu \text{s}) \text{mod} 2^8 = $D4$
	STA	TEMPA	;Save till high half calculated
	LDA	OCMP	;High byte of Output Compare register
	ADC	#\$30	;Add $\Delta t_{\rm h} = (50 {\rm ms} / 4 \mu {\rm s}) div 2^8 = $30 (+carry)$
	STA	OCMP	;Update high byte of Output Compare register
	LDA	TEMPA	;Get low half of updated value
	STA	OCMP+1	;Update low half and reset Output Compare fla
	LDA	TIC	;Get current TIC value
	INCA		;TIC := TIC + 1
	STA	TIC	;Update TIC
	CMP	#20	;20th TIC?, 1 second passed?
	BLO	NOSEC	;If not, skip next clear
	CLR	TIC	;Clear TIC on 20th
NOSEC	EQU	*	
	JSR JSR	TIME KYPAD	;Update time-of-day & day-of-week
	JSR JSR	A2D	;Check/service keypad
	JSR JSR	HVAC	;Check Temp Sensors ;Update Heat/Air Cond Outputs
	JSR		;Update LCD display
	BRA	MAIN	;End of main loop



Operating Systems & Networks

µControllers MPC565

- -40° +125°C, power dissipation: 0.8 1.12W
- CPU: PowerPC core (incl. FPU & BBC), 40/56 MHz
- Memory: flash: 1M, static: 36K, 32 32-bit registers
- Time processing units: 3 (via dual-ported RAM)
- Timers: 22 channels (PWM & RTC supported)
- A/D convertors: 40 channels, 10bit, 250kHz
- Can-bus: 3 TOUCAN modules
- Serial: 2 interfaces
- Interrupt controller: 48 sources on 32 levels
- Data link controller: SAE J1850 class B communications module
- · Real-time embedded application development interface: NEXUS debug port (IEEE-ISTO 5001-1999)
- Packing: 352/388 ball PBGA

© 2003 Uwe R. Zimmer, International University Bremen



Operating Systems & Networks

µControllers MPC565

Time processing unit

a special-purpose µcontroller:

- Independent µengine
- 16 digital I/O channels with independent match and capture capabilities.
- · Meant to operate these I/O channels for timing control purposes.
- Predefined µengine command set (ROM functions
- in control store). • 2 16-bit time bases

HOST NTERFACE SYSTEM TCR2 MICROENCIN CHANNEL CONTROL CONTROL STORE ONTROL AND DAT EXECUTIO

© 2003 Live R. Zimmer. International University Bremen

Page 156 of 432 (chapter 2: to 157)



shared memor

CPU

© 2003 Uwe R. Zimmer, International University Bremen

shared memory

hared memor

connected via a typ. fast

bus-system (VME, PCI)

no need for process

management

operating system

· support for memory

protection becomes essential

Page 161 of 432 (chapter 3: to 394)

hared memor

hared memory

CPU

and current resources


(see below)

code

oro

Introduction to processes and threads

Threads	address space 1	. address space n
 Threads (individual control-flows) can be handled: inside the kernel: kernel scheduling I/O block-releases according to external signal outside the kernel: user-level scheduling no signals to threads 	tack thread tack thread tack thread tack thread	thread tack thread tack thread tack thread tack thread thread
	CPU	
© 2003 Uwe R. Zimmer, International University Bremen		Page 163 of 432 (chapter 3: to 39



Operating Systems & Networks


Introduction to processes and threads

Symmetric Multiprocessing (SMP)

· all CPUs share the same physical address space (and access to resources)

processes/threads can be executed on any available CPU

1



Operating Systems & Networks

Operating Systems & Networks

Introduction to processes and threads

$Processes \leftrightarrow Threads$

Also processes can share memory

- and the exact interpretation of threads is different in different operating systems: Threads can be regarded as a group of processes, which share some resources (@ process-hierarchy)
- Due to the overlap in resources. the attributes attached to threads are less than for 'first-class-citizen-processes'
- Thread switching and inter-thread communications can be more efficient than on full-process-level
- Scheduling of threads depends on the actual thread implementations:
 - e.g. user-level control-flows, which the kernel has no knowledge about at all · e.g. kernel-level control-flows, which are handled as processes with some restrictions
- © 2003 Uwe R. Zimmer. International University Bremen

Operating Systems & Networks

Introduction to processes and threads

Process Control Blocks


Process Id


-

- Process state: {created, ready, executing, blocked, suspended, ...}
- Scheduling info: priorities, deadlines, consumed CPU-time, ...
- CPU state: saved/restored information while context switches (incl. the program counter, stack pointer, ...)
- Memory spaces / privileges: memory base, limits, shared areas, ...
- Allocated resources / privileges: open and requested devices and files

... PCBs are usually engueued at a certain state or condition

© 2003 Uwe R. Zimmer. International University Bremer





© 2003 Uwe R. Zimmer. International University Bremer

Page 168 of 432 (chapter 3: to 394)

Process states

but not yet considered by any dispatcher

• running: holds a CPU and executes

- waiting for a a resource to become

• created: the task is ready to run.


- waiting for admission

- waiting for a free CPU

• blocked: not ready to run

• ready: ready to run

available






but not yet considered by any dispatcher - waiting for admission

Page 166 of 432 (chapter 3: to 394)


- ready: ready to run - waiting for a free CPU
- running: holds a CPU and executes
- · blocked: not ready to run - waiting for a resource

· suspended states: swapped out of main memory (not time critical processes) - waiting for main memory space (and other resources)




blocked, susp.


dispatching and suspending can be independent modules here




© 2003 Uwe R. Zimmer, International University Bremen


ready, susp.










© 2003 Uwe R. Zimmer, International University Bremen










© 2003 Uwe R. Zimmer. International University Bremen


Page 233 of 432 (chapter 3: to 394)


Page 234 of 432 (chapter 3: to 394)



© 2003 Uwe R. Zimmer. International University Bremen


Page 243 of 432 (chapter 3: to 394)





Synchronization

Message-based synchronization




Operating Systems & Networks

P₁

Synchronization

Message-based synchronization




Synchronization

Message-based synchronization

Asynchronous messages If the receiver becomes available at a later stage:

the message need to be buffered



 Addressing (name space) · direct communication

Synchronization model

Remote invocation

Asynchronous

Synchronous


- · mail-box communication
- Message structure
 - · arbitrary
 - · restricted to 'basic' types
 - · restricted to un-typed communications

If there is a listener:


send the message directly

Asynchronous messages

async. rec



© 2003 Uwe R. Zimmer, International University Bremen




© 2003 Uwe R. Zimmer. International University Bremen


© 2003 Uwe R. Zimmer. International University Bremen

© 2003 Uwe R. Zimmer. International University Bremen Page 269 of 432 (chapter 3: to 394)

Page 270 of 432 (chapter 3: to 394)



© 2003 Uwe R. Zimmer, International University Bremen



nal University Bremen		

end select;

© 2003 Uwe R. Zimmer, Internatio

Page 286 of 432 (chapter 3: to 394)

© 2003 Uwe R. Zimmer, International University Bremen

end select;

Page 287 of 432 (chapter 3: to 394) © 2003 Uwe R. Zimmer, International University Bremen

end select;

Page 288 of 432 (chapter 3: to 394)

Synchronization	s & Networks	Operating	Systems & Networks	Operatin	g Systems & Networks
		Synch	ronization	Sync	chronization
Basic forms of selective syn (guarded select-or-delay)			ective synchronization		lective synchronization
<pre>[when (condition) => 1 before t accept do end end [when (condition) => 1 delay (statements)</pre>	of the open entries has been called the amount of time specified in the open delay alternative, this delay al- e is selected. Can be multiple delay alternatives if ano one delay alternative expires si- eously, either one may be chosen. and delay until can be employed.	<pre>select [when <condition> => 1 accept do end or [when <condition> => 1 accept do end or [when <condition> => 1 terminate; end select; 2000 Uve R. Zimmer, International University Bremen</condition></condition></condition></pre>	 The terminate alternative is chosen if none of the entries can ever be called again, i.e.: alt tasks which can possibly call any of the named entries are terminated. or alt remaining active tasks which can possibly call any of the named entries are valiting of the named entries are valiting of the intervention of the called any longer. This task and all its dependent waiting-for-termination tasks are terminated together. 	<pre>select else - delay - term inate alternatives cannot be mixed! else</pre>	<pre>end or [when (condition) =>] delay (statements) select; select [when (condition) =>] accept do end or [when (condition) =>] terminate; end select; </pre>
Operating Systems Synchronization	- O	Synchi	Systems & Networks	Sync	ng Systems & Networks
Non-determinism in selective s equal alternatives are given, then the program correctne	/	Conditional_entry_call ::=	timed entry-calls	conditional_entry_call ::=	& timed entry-calls timed_entry_call ::=
ust not be affected by the actual selection. alternatives have different priorities, is can be expressed e.g. by means of the Ada real-time ar on-determinism in concurrent systems is or can be also it	nnex.	select entry_call_statement [sequence_of_statements] else sequence_of_statements	select entry_call_statement [sequence_of_statements] or delay_alternative end select;	select entry_call_statement [sequence_of_statements] else sequence_of_statements	select entry_call_statement [sequence_of_statements or delay_alternative end select;
 non-ordered monitor or other queues 		end select; select Light_Monitor.Wait_for⊥ight; Lux := True;	select Controller.Request (Medium) (Some_Item);	Light_Monitor.Wgit_for	ne entry call

conditional_entry_call ::= timed_entry_call ::= select select entry_call_statement entry_call_statement of state ents l Íser The idea in both cases is to withdraw a synchronization request else and not to implement polling or busy-waiting. sequ end sel select select Controller.Request (Medium) Light_Monitor.Wait_for_Light; (Some_Item); Lux := True; -- process data or else delay 45.0; Lux := False; -- try something else end select; end;

© 2003 Uwe R. Zimmer, International University Bremen

Message based synchronization

· Selective accepts, selective calls

• Shared memory based synchronization

• Flags, condition variables, semaphores, ...

... simultaneous reading, queue management.

• Indeterminism in message based synchronization

... conditional critical regions, monitors, protected objects.

· Synchronization models, addressing modes, message structures


• Synchronization and object orientation, blocking operations and re-queuing.

· Guard evaluation times, nested monitor calls, deadlocks, ...


I DEADLOCKS

... a closer look on deadlocks

and what can be done about them ...




© 2003 Uwe R. Zimmer. International University Bremen



Page 314 of 432 (chapter 3: to 394)

Page 315 of 432 (chapter 3: to 394)





© 2003 Uwe R. Zimmer, International University Bremen

Page 324 of 432 (chapter 3: to 394)

© 2003 Uwe R. Zimmer, International University Bremen

Page 322 of 432 (chapter 3: to 394






© 2003 Uwe R. Zimmer. International University Bremen


© 2003 Uwe R. Zimmer, International University Bremen

Page 341 of 432 (chapter 3: to 394)

© 2003 Uwe R. Zimmer, International University Bremer

Page 342 of 432 (chapter 3: to 394)






Rate monotonic priorities

6 **Operating Systems & Networks** Static scheduling: Fixed Priority Scheduling (FPS), rate monotonic Response time analysis (further reduced requests) └╶╴╾╴╄╶╴╴╴┚╴╴┚╴╴╴┚╴╴╴┚╸╴╴┚╸╴╴┚╴╴┚╴╴┚ 10 15 20 25 30 35 40 45

calculate the worst case response times for each task individually.

© 2003 Uwe R. Zimmer. International University Bremer





© 2003 Uwe R. Zimmer, International University Bremen


Page 359 of 432 (chapter 3: to 394)


 $= R_i = C_i + \sum_{j>i} \left\lceil \frac{R_i}{T_j} \right\rceil C_j; R_3 = 1 \boldsymbol{\nu}; R_2 = 4 \boldsymbol{\nu}; R_1 = 12 \boldsymbol{\nu} \text{ but } \sum_{i=1}^n \frac{C_i}{T_i} > N \left(2^{\frac{1}{N}} - 1 \right) \mathbf{x}$

Page 360 of 432 (chapter 3: to 394

 $= R_i = C_i + \sum_{j>i} \left\lceil \frac{R_i}{T_j} \right\rceil C_j; R_3 = 1\boldsymbol{\nu}; R_2 = 4\boldsymbol{\nu}; R_1 = 19\boldsymbol{x} \text{ and } \sum_{j=1}^n \frac{C_j}{T_j} > N \left(2^{\frac{1}{p}}\right)^{\frac{1}{p}}$

© 2003 Uwe R. Zimmer. International University Bremer





Real-time scheduling

Fixed Priority Scheduling ↔ Earliest Deadline First

- EDF can handle higher (full) utilization than FPS.
- · FPS is easier to implement and implies less run-time overhead

• Graceful degradation features (resource is over-booked):

- FPS: processes with lower priorities will always miss their deadlines first.
- EDF: any process can miss its deadline and can trigger a cascade of failed deadlines.


Response time analysis and utilization tests:


- FPS: O(n) utilization test response time analysis: fixed point equation
- EDS: O(n) utilization test response time analysis: fixed point equation in hyper-cycle


© 2003 Uwe R. Zimmer, International University Bremer

Operating Systems & Networks Static scheduling: Fixed Priority Scheduling (FPS), rate monotonic

Hard real-time tasks









Extensions which we will introduce:

- tasks are periodic
- we will introduce sporadic and aperiodic processes
- tasks are independent
- we will introduce schedules for interacting tasks
- deadlines are identical with task's period time (*D* = *T*) **real-time course**
- pre-emptive scheduling
- Real-time course
- worst case execution times are known

☞ Real-time course

© 2003 Uwe R. Zimmer, International University Bremer

Page 366 of 432 (chapter 3: to 394

Operating Systems & Networks

Operating Systems & Networks

Fixed Priority Scheduling

response

times $\{R_i\}$

{**X**, 4, 1}

{**12**, 4, 1}

{**10**, 4, 1}

 $C_i + \sum_{i \ge i}$

Earliest Deadline First

utilization

test

✓ (1.000)

✓ (0.875)

✓ (0.750)

 $\sum \frac{\tau}{T} \leq 1$

response

times $\{R_i\}$

{16, 12, 4}

 $\{12, 8, 1\}$

{10, 6, 1}

check full

hyper-cycle

Page 364 of 432 (chapter 3: to 394

Real-time scheduling

Response time analysis (comparison)

utilization

test

X (1.000)


× (0.875)

✓ (0.750)

Scheduling — real-world considerations

... including

aperiodic, sporadic & 'soft' real-time tasks



 (T_i, C_i)

 $\{(T_i, C_i)\} = \{(16, 8); (12, 3); (4, 1)\}$

 $\{(T_i, C_i)\} = \{(16, 6); (12, 3); (4, 1)\}$


 $\{(T_i, C_i)\} = \{(16, 4); (12, 3); (4, 1)\}$

© 2003 Live R. Zimmer, International Liniversity Breme

Page 365 of 432 (chapter 3: to 394

15

3




© 2003 Uwe R. Zimmer, International University Bremen





Scheduling: Interdependencies



Operating Systems & Networks

Scheduling: Interdependencies: Priority ceiling protocols

Immediate ceiling priority protocol (POSIX, Ada, RT-Java)

Tasks are dispatched only if all employed resources are available.

Operating Systems & Networks

Scheduling: Interdependencies: Priority ceiling protocols

Immediate ceiling priority protocol (POSIX, Ada, RT-Java)

- Each task t_i has static default priority P_i .
- Each resource (lock, monitor) R_{ν} has a static ceiling priority C_{ν} , which is the maximum of priorities of the tasks t_i which employ this resource.

 $C_{k} = max_{i} \{ employ(i, k) \cdot P_{i} \}$

• Each task t_i has a dynamic priority P_i^D , which is the maximum of its own static priority and the ceiling priorities of any resource it has locked.

 $P_i^D = max\{P_i, max_i\} \{locked(i, k) \cdot C_k\}\}$

© 2003 L/we R Zimmer International University Bremer Page 389 of 432 (chapter 3: to 394)

Operating Systems & Networks

Scheduling: Interdependencies: Priority ceiling protocols

Immediate ceiling priority protocol (POSIX, Ada, RT-Java)


Maximal blocking time: $B_i = max_{r=1}^{R} \{usage(r, i) \cdot C(r)\}$

• with *R* the number of critical sections

© 2003 Live R. Zimmer International University Bremer

- usage(r, i) a boolean (0/1) function indicating that r is used by at least one t_i with $P_i < P_i$ and at least one t_k with $P_k \ge P_i$
- C(r) is the worst case computation time in critical section r

a task can only be blocked once by any lower priority task!



Scheduling: Interdependencies: Priority ceiling protocols

Operating Systems & Networks





Scheduling

Basic performance based scheduling

- C; is not known: first-come-first-served (FCFS), round robin (RR), and feedback-scheduling
- C_i is known: shortest job first (SJF), highest response ration first (HRRF), shortest remaining time first (SRTF)-scheduling

Basic predictable scheduling

- Fixed Priority Scheduling (FPS) with Rate Monotonic (RMPO)
- Earliest Deadline First (EDF)


Real-world extensions


Page 392 of 432 (chapter 3: to 394

- · Aperiodic, sporadic, soft real-time tasks
- Synchronized talks (priority inheritance, priority ceiling protocols)

© 2003 Uwe R. Zimmer. International University Bremen

Page 393 of 432 (chapter 3: to 394






Deadlocks are prevented

© 2003 Live R. Zimmer. International Liniversity Bremen

Number of context switches is reduced

Page 394 of 432 (chapter 3: to 394

Page 391 of 432 (chapter 3: to 394




MMU Translating virtual to physical addresses

MMU

- 1. Translate virtual to physical addresses
 - without any delay in most cases.
- 2. Provide memory protection


© 2003 Uwe R. Zimmer. International University Bremen

according to the attributes, which are attached to individual memory areas in form of page or segment descriptors.



memorv

Page 403 of 432 (chapter 4: to 432)



© 2003 Uwe R. Zimmer. International University Bremer

© 2003 Uwe R. Zimmer. International University Bremen Page 404 of 432 (chapter 4: to 432)

Load page

Frame Offset

Physical memory

Dis

Memory – Paging

Page. table base

· Page frame address and

address offset can be

· Parts of page tables as well

as pages themselves can

memory (into 'frames')

· Page tables would be very

(32-64 bit addressing)

not implemented

in this pure form

be suspended to secondary

large for modern processors

concatenated

Page # Offset

Paging


Load page table

Page fault

Page table fault . . .

Disk





© 2003 Live R. Zimmer. International University Bremen

memory Segmentation management Page table fault x86, (PowerPC) Page 406 of 432 (chapter 4: to 432)

1

Allow

Allow

segmentation

for logical

structure

paging for

effective

virtual

© 2003 Live R. Zimmer. International University Bremer

Seg # Page # Offset

Seg. table base



Operating Systems & Networks

Memory – Inverted page tables

- Forward page tables grow with the size of the virtual address space.
- · The number of loaded pages is bound by the physical memory.
- Keep only the loaded pages in the page table and resolve the virtual addresses via a hash table: @ Inverted page tables (ipt)
- IPTs are not suspended to secondary memory, but more than one access is required to translate the page number.

not implemented in this pure form.

© 2003 Live R. Zimmer. International Liniversity Bremen




Operating Systems & Networks

Designing an OS memory module

Design alternatives

- · Employ virtual memory in the first place?
- Employ segmentation, pagination, or a combination of those?
- · Which algorithms should be applied to answer:
 - when to load a page/segment?
 - where to place a page/segment? which page/segment to suspend?
 - how many pages/segments to load for a specific process?
 - when to suspend a page/segment
 - · which processes to run/suspend?



fetching

cleaning

@ placement


replacement

Ioad control

resident set management

Page 412 of 432 (chapter 4: to 432)

Page 409 of 432 (chapter 4: to 432)



Operating Systems & Networks

Paging

Operating Systems & Networks

Disk

Load page table

Page fault

Frame Offset

Physical memory

Load page

Page 407 of 432 (chapter 4: to 432)

Page 410 of 432 (chapter 4: to 432)

Memory – Segmentation & Paging

Segmen table

© 2003 Uwe R. Zimmer. International University Bremer

Operating Systems & Networks

Designing an OS memory module

Fetching

• Demand paging:

Fetch pages only if and exactly when requested by a reference to an address inside this page.

- Image may lead to a burst of page faults in some situations (e.g. starting a process).
- reduces the transfer between primary and secondary storage to a minimum.

• Prepaging:

Predict which pages will also be required in the near future and pre-load them (together with the currently requested page).

pages may be loaded, which will be never referenced

multiple page loads can be more efficient if organized as a few transfers of a larger blocks

cache (tlb) - memory disk (in this order) for address translation

all modern MMUs

Page 408 of 432 (chapter 4: to 432)

R. **Operating Systems & Networks** Addressing

Some current MMU implementations

	Physical addresses	Virtual addresses	TLB size	Segments	Pages	Inverted/hashed tables
Pentium 4	36 bit	32bit (per segment)	64	different types	4k, 4M (optional)	-
Itanium 2	50 bit	64 bit	4*32	-	4k 4G	-
Power PC 604	32bit	52bit	256	< 256 MB, (optional)	4 k	yes
Power PC 970	42 bit	64 bit	1024	< 256 MB, (optional)	4 k	yes
UltraSparc	36 bit	64bit	64	-	8k 4M	yes
Alpha	41 bit	64bit	256	-	8k 4M	-

© 2003 Uwe R. Zimmer. International University Bremer

Page 411 of 432 (chapter 4: to 432)

Operating Systems & Networks

Designing an OS memory module

Fetching

• Demand paging:

© 2003 Uwe R. Zimmer. International University Bremen

Fetch pages only if and exactly when requested by a reference to an address inside this page. ☞ may lead to a burst of page faults in some situation (e.g. starting a process) TIM reduces the transfer between primary and William storage to a promula.
 Prepaging: Predic WO Bages will also by pipe in the near future and pre-load them (tog) be with the current prevented page).

- ☞ pages may be loa Gd, which will be never referenced
- multiple page loads can be more efficient if organized as a few transfers of a larger blocks

Page # Offset · Accessing page tables for each access is ineffective. Introducing address translation caches: Translation look aside buffers (tlb). Frame Offset Access Physical memor Translation look aside buffer Page table fault Load page tabl Load page Disk

Memory – Translation look aside buffers

Operating Systems & Networks

© 2003 Live R. Zimmer. International University Bremer



Designing an OS memory module

Placement

Required for partition or pure segmentation systems

apply standard 'best-fit', 'first-fit', etc. strategies to minimize fragmentation - there is a trade-off between minimal fragmentation and minimal placement overhead

Irrelevant for all paging or mixed segmentation/paging systems

external fragmentation is not an issue here

Operating Systems & Networks

Designing an OS memory module

Replacement

Operating Systems & Networks

Operating Systems & Networks

Designing an OS memory module

Replacement

good approximation of the optimal algorithm - cannot be implemented in any current system

approximates the performance of LRU - can be implemented in most systems

Designing an OS memory module

Replacement

Shift the reference bit of each page into a bit-field (

Interpret the resulting bit-field as an integer and replace the page with the smallest value

requires a reference-bit, which is updates by hardware, as well as a hardware timer

In order to load a new page, another page need to be suspended @ which one?

 Optimal the page which will not be referenced for the longest period of future time

- Least Recently Used (LRU): the page which has not be referenced for the longest period of past time
- First-In-First-Out (FIFO): the page which resides in primary memory for the longest period of past time

© 2003 L/we R Zimmer International University Bremen

LRU-approximations:

(usually provided)

Performances:

Optimal

Reference-bit-shift-history algorithm:

at regular intervals (employing a timer-interrupt).

obviously the best algorithm - impossible to implement

performs worst - can be implemented in any system

Page 416 of 432 (chapter 4: to 432)

Page 419 of 432 (chapter 4: to 432)

Page 417 of 432 (chapter 4: to 432)



Operating Systems & Networks

Designing an OS memory module

Replacement

Full LRU implementations:

© 2003 Live R. Zimmer. International University Bremen

• Counter or time-of-access field in the page table: Update this entry with each reference to this page

reed to be supplied by hardware (not implemented in any practical system)

- Page stack
- bring a reference to the page on top of a stack with each access to this page (and replace the pages at the bottom of the stack)
- reed to be supplied by hardware (not implemented in any practical system)

© 2003 Live R. Zimmer. International Liniversity Bremen

© 2003 Live R. Zimmer International University Bremer Page 418 of 432 (chapter 4: to 432)

Page 415 of 432 (chapter 4: to 432)




Operating Systems & Networks

Designing an OS memory module

Replacement

LRU-approximations:

· Enhanced second-chance (clock) algorithm





Replace pages applying the priorities:

- not referenced (first scan)
- · referenced-but-not-modified (second scan)
- · referenced-and-modified
- requires a reference and a modified-bit, which is updates by hardware (usually provided). Page 421 of 432 (chapter 4: to 432)

© 2003 Uwe R. Zimmer. International University Bremen

© 2003 Uwe R. Zimmer. International University Bremen

Approximated Least Recently Used (LRU):

Least Recently Used (LRU):

• First-In-First-Out (FIFO):

Page 422 of 432 (chapter 4: to 432)

Page 420 of 432 (chapter 4: to 432)

Operating Systems & Networks

Replacement

Designing an OS memory module

The practical implementation aspect of replacement algorithms:

• Optimal:

-

LRU-approximations:

END WHILE

too many:

too few

Second-chance (clock) algorithm:

WHILE page was referenced DO

© 2003 Uwe R. Zimmer. International University Bremer

reset reference bit and proceed to next page

How many pages are assigned to a specific process:

the number of resident processes is reduced

· significant increase in the page-fault rate

- ☞ can only be implemented, if all *future* memory references are known ☞ ¥
- Least Recently Used (LRU):
 - Image: second second

Operating Systems & Networks

not referenced

next check

Operating Systems & Networks

Designing an OS memory module

Resident set management

· due to localities, there is no noticeable speed-up for the specific process

That Challenge: find the essential working set of pages for each process at any given time

Designing an OS memory module

Replacement


referenced

Implement a circular list of all pages. Search the list for a not referenced page:

requires a reference-bit, which is updates by hardware (usually provided).

• First-In-First-Out (FIFO): can be implemented without any hardware support

© 2003 Liwe R. Zimmer. International University Bremen



© 2003 Uwe R. Zimmer. International University Bremen

© 2003 Uwe R. Zimmer. International University Bremen

Page 431 of 432 (chapter 4: to 432) © 2003 Uwe R. Zimmer, International University Bremen

Page 432 of 432 (chapter 4: to 432)