

Introduction Uwe R. Zimmer – International University Bremen

Bare 14 of 437 (chanter 1: to 89) 0.7

© 2003 Uwe R. Zimmer, International University Bremen

What is an operating system?

Page 15 of 432 (chapter 1: to 89)

© 2003 Uwe R. Zimmer, International University Bren

Typ. general OS

Typ, real-time system

Page 16 of 432 (chapter 1: to 89)

Typ. embedded system

## **Operating Systems & Networks**

What is an operating system?

2. A resource manager!

... dealing with all sorts of devices and coordinating access

Operating systems deal with

 processors. memory

mass storage

- communication channels
- devices
- (timers, special purpose processors, interfaces, ...) and many tasks/processes/programs, which are applying for access to these resources

Page 17 of 432 (chapter 1: to 89)

		Operating Systems & Networks	
2,912963	101123-024-020		₹.

#### Types of current operating systems

Personal computing systems and workstations:

- · late 70s: Workstations starting by porting UNIX or VMS to 'smaller' computers.
- · 80s: PCs starting with almost none of the classical OS-features and services, but with an user-interface (MacOS) and simple device drivers (MS-DOS)
- Iast 20 years: evolving and expanding into current general purpose OSs:
- Solaris (based on SVR4, BSD, and SunOS)
- · LINUX (open source UNIX re-implementation for x86 processors and others) current Windows (proprietary, partly based on Windows NT, which is 'related' to VMS)
   MacOS X (Mach kernel with BSD Unix and an proprietary user-interface)
- · Multiprocessing is supported by all these OSs to some extend.
- · None of these OSs is very suitable for embedded systems, also trials have been performed.
- · All of these OSs are not suitable at all for distributed or real-time systems



# **Operating Systems & Networks**

#### The evolution of operating systems

• in the beginning: single user, single program, single task, serial processing = no OS

- 50s: System monitors / batch processing The monitor ordered the sequence of jobs and triggered their sequential execution
- 50s-60s: Advanced system monitors / batch processing The monitor is handling interrupts and timers
- Internet of the second sec
- or first implementations of privileged instructions (accessible by the monitor only). · early 60s: Multiprogramming systems:
- employ the long device I/O delays for switches to other, runable programs
- early 60s: Multiprogramming, time-sharing systems
- assign time-slices to each program and switch regularly
- · early 70s: Multitasking systems multiple developments resulting in UNIX (besides others) · early 80s; single user, single tasking systems, with emphasis on user interface (MacOS) or APIs.
- MS-DOS, CP/M, MacOS and others first employed 'small scale' CPUs (personal computers).
- mid-80s: Distributed/multiprocessor operating systems modern UNIX systems (SYSV, BSD)

© 2002 Line P. Zimmer International Linksprits Reema

Current genera

purpose OSs

APIs

ukernel, virtual machine

Page 27 of 432 (chapter 1: to 89,

Page 31 of 432 (chapter 1: to 89)

# **Operating Systems & Networks** Types of current operating systems

#### Distributed operating systems

- all CPUs carry a small kernel operating system for communication services
- · all other OS-services are distributed over available CPUs
- services may migrate
- services can be multiplied in order to

© 2003 Uwe R. Zimmer. Inte.

Page 22 of 432 (chapter 1: to 89

 guarantee availability (hot stand-by) · or to increase throughput (heavy duty servers) **Operating Systems & Networks** 

#### The evolution of communication systems

1901: first wireless data transmission (Morse-code from ships to shore)

- '56: first transmission of data through phone-lines
- '62: first transmission of data via satellites (Telstar)
- · '69: ARPA-net (predecessor of the current internet)
- 80s: introduction of fast local networks (LANs): ethernet, token-ring
- · 90s: mass introduction of wireless networks (LAN and WAN)

#### Currently: standard consumer computers come with

- High speed network connectors (e.g. GB-ethernet)
- Wireless LAN (e.g. IEEE802.11)
- · Local device bus-system (e.g. firewire) Wireless local device network (e.g. bluetooth)
- · Infrared communication (e.g. IrDA)
- Modem © 2002 Lives P. Zimmer International Linksperity Brown

# **Operating Systems & Networks**

Types of current operating systems

Real-time operating systems

non-po

hard to

lacks re

all servi

⊲ may rea

- Fast context switches? @ should be fast anyway
- Small size? 
   should be small anyway
- Multitasking? 
  real time systems are often multitasking systems
- 'low level' programming interfaces? @ needed in many operating systems

	Operating Systems & Networks		
	Typical structures of operating systems	1	
	'Monolithic' or 'the big mess'		
table naintain iability		Tasks	
		APIs	
es are in the kernel (on the same privilege level) ch very high efficiency		OS	
		Hardware	
		Monolithic	

e.g. most early UNIX implementations (70s), MS-DOS (80s), Windows (basically all versions besides NT and NT-based editions), MacOS (until version 9)



# Typical structures of operating systems

#### 'ukernels and client-server models'

- ukernel implements essential
- process, memory, and message handling
- · all 'higher' services are user-level servers
- · kernel ensures the reliable message passing between clients and servers
- · highly modular and flexible

e.g. current µkernel research projects

- · servers can be redundant and easily replaced possibly reduced efficiency through increased
- communications



O 2002 Lives P. Zimmer International Linksweits Respon

Page 32 of 432 (chapter 1: to 89)

each CPU has a full copy of the operating system

only one CPU carries the full operating system.

**Operating Systems & Networks** 

What is an operating system?

Is there a standard set of features for an operating system?

Is there a minimal set of features?

Is there always an explicit operating system?

some languages and development systems operate with stand-alone run-time-environments.

Types of current operating systems

the others are operated by small operating system,

**Operating Systems & Networks** 

memory management, process management and inter-process communication/synchronization

no, the term 'operating systems' covers 4KB kernels,

will be considered essential in most systems

∞ almost.

© 2002 Line R. Z

Parallel operating systems

symmetrical

asymmetrical;

· support for a large number of processors, either:

as well as 1GB installations of general purpose OSs.

© 2003 Uwe R. Zimmer. Intern

Typical structures of operating systems	Basic programming styles	Programming styles	Programming styles
'µkernels and distributed systems'		•	
	Imperative (sequential)     Ada, JAVA, ciffer, C	What makes a language suitable for operating systems?	Languages considered in this course
ukernel implements essential	Euclidia (recursive)     Cami,      Declarative (logic)     Prolog		0 0
process, memory, and message handling	Data-flow machines	<ul> <li>Precise expressions on machine level          address physical memory + I/O     </li> </ul>	• C/C++ (for the lab-assignments)
all 'higher' services are user-level servers	• (hierarchical) Finite state machines 🛛 🗢 synchronous languages: Esterel, syncEifel, synERJY,	• Concurrency @ support for tasking/threading	Ada95 (for your understanding)
kernel ensures the reliable message passing     between clients and servers:     taking     taking	Programming at los alternativos	Distribution a support for message passing or roc	IAVA (for some distribution and object orientated features)
locally and via a communication system	Programming styles alternatives	Poliability = data to serve to serve it the serve time and the serve time and the serve time to serve the serve time time to serve the serve time time time to serve the serve time time time to serve to serve time time to serve time time to serve time to serve time time to serve time time to serve time to serve time time to serve to serve time to serve	POSIX (as the IEEE standard for (LINIX.) OS interfaces)
highly modular and flexible Hardware	Imperative ↔ Functional ↔ Declarative ↔ Data-flow ↔ Finite state machines	Kenability & detect errors at completime or in the run-time environment	• POSIX (as the fell standard for (ONIX-) OS interfaces)
possibly reduced efficiency through increased	Static ↔ Dynamic Modular ↔ Concurrent ↔ Distributed	• Large systems $\ll$ scalable, modular, or object-oriented + separate compilation	others in places
communications	Synchronous ↔ Continuous time	<ul> <li>Predictability</li> <li>on operations which will lead to unforeseeable timing behaviours (e.g. garbage collection)</li> </ul>	
e.g. Java machines, distributed real-time operat-	Control oriented ++ Data oriented		
2003 Uwe R. Zimmer, International University Bremen Page 33 of 432 (chapter 1: to 89)	© 2003 Uwe R. Zimmer, International University Bremen Page 34 of 432 (chapter 1: to 89)	© 2003 Uwe R. Zimmer, International University Bremen Page 35 of 432 (chapter 1: to 89)	© 2003 Uwe R. Zimmer, International University Bremen Page 36 of 432 (chapter
Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks
Ada95	Ada95	Ada95	A simple queue specification
vda95 is a standardized (ISO/IEC 8652-1995(E)) (general nurnose/ language	A crash course	Basics	package Queue_Pack_Simple is
(ith core language primitives for	refreshing:	introducing:	type Element is new Positive range 1_00040_000;
• strong typing separate compilation (specification and implementation)	<ul> <li>specification and implementation (body) parts basic types</li> </ul>	<ul> <li>specification and implementation (body) parts</li> </ul>	type Marker is mod QueueSize; tupe List is arrau (Marker' <mark>Ranae</mark> ) of Element:
object-orientation,	specification and implementation (DOUy) parts, basic types     exceptions	constants	type Queue_Type is record
concurrency, monitors, rpcs, timeouts, scheduling, priority ceiling locks	• information hiding in specifications ('private')	constants     some basic types (integer specifics)	Elements : List;
	• mornation nuing in specifications ( private )	• some basic types (integer specifics)	end record;
strong run-time environments	• generic programming	some type attributes	procedure Enqueue (Item: in Element; Queue: in out Queue_Iype); procedure Dequeue (Item: out Element; Queue: in out Queue_Type);
. and <b>standardized</b> language- <b>annexes</b> for	• class-wide programming ('tagged types')	• parameter specification	end Queue_Pack_Simple;
<ul> <li>additional real-time features, distributed programming, system-level programming, numeric, informations systems, safety and security issues.</li> </ul>	<ul> <li>monitors and synchronisation ('protected', 'entries', 'selects', 'accepts')</li> <li>abstract types and dispatching</li> </ul>		
Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks
			nackare Queue Breek Exceptions is
procedure Enqueue (Item: in Element; Queue: in out Queue_Type) is	procedure Queue_Test_Simple is	Exceptions	QueueSize : constant Integer := 10;
begin Queue Elements (Queue Ence) := Item:	Queue : Queue_Type;	introducing:	type Element is (Up, Down, Spin, Turn);
Queue.Free := Queue.Free - 1;	Item : Element;	exception handling	type Marker is mod QueueSize; type List is array (Marker'Range) of Element;
end Enqueue;	begin Enqueue (2000, Queue);	enumeration types	type Queue_State is (Empty, Filled);
begin	Dequeue (Item, Queue); Dequeue (Item, Queue); will produce an unpredictable result!	functional type attributes	Top, Free : Marker := Marker'First;
Item := Queue.Elements (Queue.Top); Queue.Top := Queue.Top - 1;	end Queue_Test_Simple;		State : Queue_State := Empty; Elements : List:
end Dequeue;			end record;
end Queue_Pack_Simple;			procedure Enqueue (Item: in Element; Queue: in out Queue_Type);
			Dueueoverflow. Dueueunderflow : exception:
			end Queue_Pack_Exceptions;
003 Uwe R. Zimmer, International University Bremen Page 41 of 432 (chapter 1: to 89)	O 2003 Uwe R. Zimmer, International University Bremen Page 42 of 432 (chapter 1: to 89)	C 2001 Use & Zimme, International University Bremen Page 43 of 432 (shapter 1: to 89)	© 2003 Uwe R. Zimmer, International University Bremen Page 44 of 432 (chapter
Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks
A queue implementations with proper exceptions	A queue test program with proper exceptions	Ada95	A queue specification with proper information hiding
procedure Engurye (Item: in Element: Overlet in out Overle Tupe) is	with Queue_Pack_Exceptions; use Queue_Pack_Exceptions; with Ada.Text_IO; use Ada.Text_IO:	Information hiding (private parts)	package Queue_Pack_Private is
begin if Queue.State = Filled and Queue.Ton = Queue.Free then	procedure Queue_Test_Exceptions is	introducing	queuesize : constant integer := 10; type Element is new Positive range 11000;
raise Queueoverflow; end if:	Queue : Queue_Type;	introducting.	type Queue_Type is limited private;
Queue.Élements (Queue.Free) := Item; Queue.Free := Marker'Pred (Queue.Free):	Item : Element;	private      assignments and comparisons are allowed	procedure Enqueue (Item: nn Element; queue: in out queue_lype); procedure Dequeue (Item: out Element; Queue: in out Queue_Type);
Queue.State := Filled; end Engueue:	Enqueue (Turn, Queue);	<ul> <li>IImited private * entity cannot be assigned or compared</li> </ul>	Queueoverflow, Queueunderflow : exception;
procedure Dequeue (Item: out Element; Queue: in out Queue_Type) is	Dequeue (Item, Queue); Dequeue (Item, Queue); will produce a 'Queue underflow'		private type Marker is mod QueueSize;
if Queue.State = Empty then	exception		type List is array (Marker Range) of Element;
raise Queueunderflow; end if;	<pre>when Queueunderflow =&gt; Put ("Queue underflow"); when Queueoverflow =&gt; Put ("Queue overflow"):</pre>		type Queue_Type is record
<pre>item := Uueue_Limments (Uueue_Top); Uueue_Top := Narker Pred (Uueue_Top); if Queue_Top = Queue.Free then Queue.State := Empty; end if; end Dequeue;</pre>	end Queue_Test_Exceptions;		<pre>.uop, rree : worker := Marker First; State : Queue_State := Empty; Elements : List; end record;</pre>
end Queue_Pack_Exceptions;			end Queue_Pack_Private;

© 2003 Uwe R. Zimmer, International University Bremen

Page 46 of 432 (chapter 1: to 89) © 2003 Uwe R. Zimmer, International University Bremen

Page 47 of 432 (chapter 1: to 89)

**Operating Systems & Networks Operating Systems & Networks Operating Systems & Networks Operating Systems & Networks** A queue implementation with proper information hiding A queue test program with proper information hiding Ada95 A generic queue specification package body Queue\_Pack\_Private is with Queue Pack Private: use Queue Pack Private: generic tupe Element is private: Generic packages use Ada.Te×t\_IO; procedure Enqueue (Item: in Element; Queue: in out Queu\_Type) is with Ada.Text\_IO; package Queue\_Pack\_Generic is beain gin if Queue.State = Filled and Queue.Top = Queue.ree the procedure Queue\_Test\_Private is ... introducing: QueueSize: constant Integer := 10; raise Queueoverflow: Queue, Queue\_Copy : Queue\_Type; . end if; Queue.Elements (Queue.Free) := Item; tupe Queue\_Tupe is limited private: • specification of generic packages Item : Element: procedure Enqueue (Item: in Element; Queue: in out Queue\_Type); Queue.Free := Queue.Free - 1; beain instantiation of generic packages procedure Dequeue (Item: out Element: Queue: in out Queue Tupe); Queue\_Copy := Queue: end Enqueue; Queueoverflow. Queueunderflow : exception: procedure Dequeue (Item:\_out Teme t; Queue: in out Queue\_Type) is -- compiler-error: left hand of assignment must not be limited type cedure Dequeue ... in if Queue.State = Eloty the -- Oueneu der low; private Enqueue (Item => 1, Queue => Queue); type Marker is mod QueueSize; type List is array (Marker'Range) of Element; begin Dequeue (Item, Oueue): if Unevelocities to by them raise Quence for logi end if; ltem to the second second second second second second ltem to the second seco Dequeue (Item, Queue); -- will produce a 'Queue underflow tupe Queue\_State is (Emptu, Filled): type Queue\_Type is record exception := Marker'First; Top. Free : Marker when Oueueunderflow => Put ("Oueue underflow"); : Oueue\_State := Empty; State when Queueoverflow => Put ("Queue overflow"); Elements : List; end Dequeue end Queue\_Test\_Private; end record: end Queue Pack Private: end Queue Pack Generic: © 2002 Lives P. Zimmer, International Linksweits Bromer Page 50 of 432 (chapter 1: to 89) © 2002 Lives P. Zimmer, International Linksprite Resma Page 51 of 432 (chapter 1: to 89, Page 49 of 432 (chapter 1: to 89) **Operating Systems & Networks Operating Systems & Networks Operating Systems & Networks Operating Systems & Networks** A generic queue implementation A generic queue test program Ada95 An open queue base class specification package body Queue\_Pack\_Generic is with Oueue\_Pack\_Generic: package Queue\_Pack\_Object\_Base is procedure Enqueue (Item: in Element; Queue: in out Queu\_Type) is use Ada.Text\_IO: Object oriented programming I with Ada.Text\_IO: QueueSize : constant Integer := 10; begin if Queue.State = Filled and Queue.Top = Queue.ret the procedure Queue Test Generic is tupe Element is new Positive range 1...1000: ... introducing: raise Queueoverflow: package Queue\_Pack\_Positive is type Marker is mod QueueSize; . end if: new Queue\_Pack\_Generic (Element => Positive); • tagged types - the Ada-way to say that this type can be extended type List is array (Marker'Range) of Element; Queue.Elements (Queue.Free) := Item; Queue.Free := Queue.Free - 1; Queue.State := Filled; use Queue\_Pack\_Positive; type Queue\_State is (Empty, Filled); · derivation of tagged types Queue : Queue\_Type; type Queue\_Type is tagged record end Enqueue: Top, Free : Marker := Marker'Eirst: Item : Positive: method overwriting procedure Dequeue (Item: out Teme t; Queue: in out Queue\_Type) is State : Oueue\_State := Emptu: begin beain · usage of parent entities Elements : List: Engueue (Item => 1, Oueue => Oueue); end record; Dequeue (Item, Queue); Dequeue (Item, Queue); -- will produce a 'Queue underflow' procedure Engueue (Item: in Element: Queue: in out Queue\_Tupe): procedure Dequeue (Item: out Element: Queue: in out Queue Tupe): exception when Queueunderflow => Put ("Queue underflow"); Oueveoverflow. Oveveunderflow : exception: end Dequeue when Queueoverflow => Put ("Queue overflow"); end Queue\_Pack\_Generic; end Queue Test Generic: end Queue Pack Object Base: Page 54 of 432 (chapter 1: to 89) © 2003 Uwe R. Zimmer. International Univ **Operating Systems & Networks Operating Systems & Networks** 

An open queue base class implementation package body Queue\_Pack\_Object\_Base is procedure Enqueue (Item: in Element; Queue: in out Queu \_Type) is begin if Queue.State = Filled and Queue.Top = Queue.ret the raise Queueoverflow; . end if; Queue.Elements (Queue.Free) := Iten; Queue.Free := Queue.Free - 1; Queue.State := Filled; end Enqueue: procedure Dequeue (Item: out leme t; Queue: in out Queue\_Type) is begin if Queue.State = Eisty then raise Queuew der low; raise Queue.state = 0 g then raise Queue.state = 0 w; end if, Item : Queue.Elements (Queue.Top); Queue.Top := \reade.Top - 1; if Queue. p = Queue.Free then Queue.State := Empty; end if; end Dequeue end Queue\_Pack\_Object\_Base; Page 57 of 432 (chapter 1: to 89)



© 2003 Uwe R. Zimmer, Internat	ional University Bremen	Page 58 of 432 (chapter 1: to 89)
-100		
	Operating System	s & Networks
A	An encapsulated queue base cla	ss specification
package Queue_P	ack_Object_Base_Private is	
QueueSize : type Element type Queue_T	constant Integer := 10; is new Positive range 11000 ype is tagged limited private;	;
procedure En procedure De	queue (Item: in Element; Queu queue (Item: out Element; Queu	e: in out Queue_Type); e: in out Queue_Type);
Queueoverflo	w, Queueunderflow : exception;	
private type Marker type List is type Queue_S type Queue_T Top, Free State	is mod QueueSize; : array (Marker'Range) of Eleme tate is (Empty, Filled); ype is tagged limited record : Marker := Marker'First : Queue_State := Empty;	nt; ;

Page 62 of 432 (chapter 1: to 89)

A derived open queue class specification

:= Marker'First:

procedure Enqueue (Item: in Element; Queue: in out Ext\_Queue\_Type);

procedure Read\_Queue (Item: out Element; Queue: in out Ext\_Queue\_Type);

with Oueue\_Pack\_Object\_Base: use Oueue\_Pack\_Object\_Base:

type Ext\_Queue\_Type is new Queue\_Type with record

: Marker

Reader\_State : Queue\_State := Empty;

package Queue\_Pack\_Object is

Reader

end record:

end Queue\_Pack\_Object;

**Operating Systems & Networks** A derived open queue class implementation package body Queue\_Pack\_Object is procedure Enqueue (Item: in Element; Queue: in out Ext\_Queue\_Type) is begin Engueue (Item, Oueue\_Tupe (Oueue)): Queue.Reader\_State := Filled; end Enqueue: procedure Read\_Queue (Item: out Element; Queue: in out Ext\_Queue\_Type) is begin begin if Queue.Reader\_State = Empty then raise Queueunderflow: end if; Item := Queue.Elements (Queue.Reader); Oueue.Reader := Oueue.Reader - 1; if Queue.Reader = Queue.Free then Queue.Reader\_State := Empty; end if; end Read\_Oueue: end Queue\_Pack\_Object; Page 59 of 432 (chapter 1: to 89

# **Operating Systems & Networks**

An encapsulated queue base class implementation package body Queue\_Pack\_Object\_Base\_Private is procedure Enqueue (Item: in Element; Queue: in out Queu\_Type) is begin if Queue.State = Filled and Queue.Top = Queue.ret the raise Queueoverflow: . end if: Queue.Elements (Queue.Free) := Item; Queue.Free := Queue.Free - 1; Queue.State := Filled; end Enqueue: procedure Dequeue (Item: out Teme t; Queue: in out Queue\_Type) is begin if Queue.State = Eisty then raise Queue.uler low; end if; end if; Item : Queu.Elements (Queue.Top); Queue.To, := Unde.Top - 1; if Queue. p = Queue.Free then Queue.State := Empty; end if; end Dequeue end Queue\_Pack\_Object\_Base\_Private; 10 7003 Uwe R. Zimmer, Intern Page 63 of 432 (chapter 1: to 89)

#### **Operating Systems & Networks** An open class test program with Queue\_Pack\_Object\_Base; use Queue\_Pack\_Object\_Base; with Queue\_Pack\_Object; use Queue\_Pack\_Object; with Ada.Text\_IO: use Ada Text\_IO: procedure Queue Test Object is Queue : Ext\_Queue\_Type; Item : Element; Engueue (Item => 1. Oueue => Oueue); Read\_Oueue (Item, Queue); Enqueue (Item => 5, Queue => Queue); Dequeue (Item, Queue); Dequeue (Item, Queue) Dequeue (Item, Queue); -- will produce a 'Queue underflow exception when Oueueunderflow => Put ("Oueue underflow"): when Queueoverflow => Put ("Queue overflow"); end Queue\_Test\_Object;



#### A derived encapsulated queue class specification

with Queue\_Pack\_Object\_Base\_Private; use Queue\_Pack\_Object\_Base\_Private; package Queue\_Pack\_Object\_Private is

tupe Ext\_Queue\_Tupe is new Queue\_Tupe with private: subtype Depth\_Type is Positive range 1..QueueSize;

procedure Look\_Ahead (Item: out Element; Depth: in Depth\_Tupe: Oueue: in out Ext\_Oueue\_Tupe):

private tupe Ext\_Oueue\_Tupe is new Oueue\_Tupe with null record:

end Queue\_Pack\_Object\_Private;



© 2002 Lives P. Zimmer, International Linkswrite Brown

Press 57 of 477 (chapter 1: to 89)

#### **Operating Systems & Networks Operating Systems & Networks Operating Systems & Networks** A derived encapsulated queue class implementation ()An encapsulated class test program Read\_The\_Rest: with Queue\_Pack\_Object\_Base\_Private; use Queue\_Pack\_Object\_Base\_Private; with Queue\_Pack\_Object\_Private; use Queue\_Pack\_Object\_Private; with Ada.Text\_I0; use Ada.Text\_I0; package body Queue Pack Object Private is begin for I in 1..OueueSize - Depth loop procedure Look Abead (Item: out Element: Dequeue (ShuffleItem, Queue); Enqueue (ShuffleItem, Storage); end loop; Depth: in Depth\_Type; Queue: in out Ext\_Queue\_Type) is procedure Queue\_Test\_Object\_Private is Storage : Queue\_Type; Queue : E×t\_Queue\_Type; Item : Element: exception Shufflelten : Element: when Queueunderflow => null: -- rea a nest is done end Read\_The\_Rest; Restore\_The\_Queue: begin beain gin Enqueve (Item => 1, Queve => Queve); Enqueve (Item => 1, Queve => Queve); Lock\_fheed (Item => Item, Depth => 2, Queve => Queve); Enqueve (Item => 5, Queve => Queve); Dequeve (Item, Queve); tore\_interver. begin for I in 1. Jueue. ze hop Dequeue (Shuffle tem, to act); Enqueue (Shuffle, em, treue); for I in 1..Depth - 1 loop Dequeue (ShuffleItem, Queue); Enqueue (ShuffleItem, Storage); end loop: Dequeue (Item, Queue): Dequeue (Item, Queue): exception Dequeue (Item, Queue) when Queueunderflow => null: -- restore is done Enqueue (Item, Storage): end Restore\_The\_Queue; Dequeue (Item, Queue); -- will produce a 'Queue underflow ()end Look\_Ahead; exception when Queueunderflow => Put ("Queue underflow"); when Queueoverflow => Put ("Queue overflow"); end Queue\_Pack\_Object\_Private; end Queue\_Test\_Object\_Private; Page 65 of 432 (chapter 1: to 89) © 2002 Lives P. Zimmer, International Linksweits Bromer

A protected queue specification		A multitasking protected queue test program	31
otected is nt Integer := 10; Character; Jimited private;	Operating Systems & Networks A protected queue implementation	with Queue_Pack_Protected; use Queue_Pack_Protected; with Rda.Text_IO; use Rda.Text_IO; procedure Queue_Test_Protected is Queue : Protected_Queue;	Operating Systems & Networks           A multitasking protected queue test program (cont.)
<pre>tected_Queue is Item: in Element); Item: out Element); ype; e; QueueSize; ('darker'Range) of Element; s (Empty, Filled); record ker := Harker'First; ue_State := Empty; t;</pre>	<pre>package body Queue_Pack_Protected is protected body Protected_Queue is entry Enqueue (Item: in Element) when Queue.State = Empty or Queue.Top /= Queue.Free is begin Queue.Elements (Queue.Free - 1; Queue.State = Filled; end Enqueue; entry Dequeue (Item: out Element) when Queue.State = Filled is begin Item := Queue.Elements (Queue.Top); Queue.Top := Queue.Free then Queue.State := Empty; end if; end Dequeue; end Protected_Dueue; end Protected_Dueue; end Queue.Pack_Protected; </pre>	<pre>task Producer is entry shutdown; end Producer; task body Producer is itask body Producer is itask body Producer is itask body Producer is ofLit: Boolean; begin loop select accept shutdown; exit; main task loop else Get_Immediate (Item, Got_It); if Got_It then Queue.Erqueue (Item); task might be blocked here! else delag 0.1;sec. end dloop; end Producer; ()</pre>	<pre>()     task body Consumer is         Item : Element;     begin         loop         Queue.Dequeue (Item); task might be blocked here!         Put ("Received: "&gt;; Put (Item); PutLline ("!&gt;);         if Item = 'q' then             PutLline ("Shutting down producer"); Producer.Shutdown;         PutLline ("Shutting down consumer"); exit; main task loc         end loop;         end Consumer;     begin         rull;         end Queue_Test_Protected;</pre>
Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks

<u></u>	Operating Systems & Networks		
	A concrete queue implementation		
	<pre>package body Queue_Pack_Concrete is procedure Enqueue (Item: in Element; Queue: in out Real_Queue) is begin if Queue.State = Filled and Queue.Top = Queue.Free then raise Queue.overflow; Queue.State (Queue.Free) := Item; Queue.Free : Queue.Free - 1; Queue.State := Filled; ent Fingueue;</pre>		
	procedure Dequeue (Item: out Element; Queue: in out Real_Queue) is begin if Queue.State = Empty then orise Queueunderflow; end if; Item Queue.Top := Queue.Elements (Queue.Top); Queue.Top := Queue.Top - 1; if Queue.Top = Queue.Free then Queue.State := Empty; end if; end Dequeue;		
	end Queue_Pack_Concrete;		
1: to 89)	© 2003 Uwe R. Zimmer, International University Bremen Page 76 of 432 (chapter 1: to 85		



• IEEE/ANSI Std 1003.1 and following

- Program Interface (API) [C Language]
- more than 30 different POSIX standards (a system is 'POSIX compliant', if it implements parts of just one of them!)

# Page 73 of 432 (chapter 1: to 89) **Operating Systems & Networks** A multitasking dispatching test program with Queue\_Pack\_Abstract; use Queue\_Pack\_Abstract; with Queue\_Pack\_Concrete; use Queue\_Pack\_Concrete procedure Queue\_Test\_Dispatching is type Queue\_Class is access all Queue\_Type'class; task Queue\_Holder is -- could be on an individual partition entry Queue\_Filled; end Queue\_Holder;

Ada95

Abstract types & dispatching

Package Queue\_Pack\_Protected is QueueSize : constant Integer := 10: subtupe Element is Character: type Queue\_Type is limited private; Protected type Protected\_Queue is entry Engueue (Item: in Element): entru Dequeue (Item: out Element):

Queue : Queue\_Type; end Protected\_Queue;

Elements : List; end record; end Queue Pack Protected:

type Marker is mod QueueSize;

type List is array (Marker'Range) of Element; tupe Queue\_State is (Emptu, Filled): type Queue\_Type is record Top, Free : Marker := Marker' State : Oueue\_State := Emptu:

private

... introducing:

abstract tagged types

abstract subroutines

according to concrete types

concrete implementation of abstract types

· dispatching to different packages, tasks, and partitions

private

task Queue\_User is -- could be on an individual partition entry Send\_Queue (Remote\_Queue: in Queue\_Class); end Oueue\_User:

#### ()

© 2003 Live R. Zimmer. International University Reemen	Page 77 of 432 (chapter 1: to 89)

#### An abstract queue specification package Queue\_Pack\_Abstract is subtype Element is Character; type Queue\_Type is abstract tagged limited private; procedure Enqueue (Item: in Element; Queue: in out Queue\_Type) is abstract: procedure Dequeue (Item: out Element; Queue: in out Queue\_Type) is abstract;

private type Queue\_Type is abstract tagged limited null record; and Queue Pack Abstract:

© 2003 Uwe R. Zimmer, Inte Page 74 of 432 (chapter 1: to 89)

**Operating Systems & Networks** task body Queue\_Holder is Local\_Queue : Queue\_Class; Item : Element; begin Local\_Queue := new Real\_Queue; -- could be a different implementation! Local\_Queue := new Real\_Queue; -- could be a different i Queue\_User.Send\_Queue (Local\_Queue); accept Queue\_Filled do Dequeue (Item, Local\_Queue.all); -- Item will be 'r' end Queue\_Filled; end Queue\_Holder; task body Queue\_User is Local\_Queue : Queue\_Class; Item : Element; Local\_Queue := new Real\_Queue; -- could be a different implementation! accept Send\_Queue (Remote\_Queue: in Queue\_Class) do taceprisers\_devec\_characterized.com/devec\_characterized.com/ Enqueue ('r', Remote\_Queue.all); -- potentially a rpc! Enqueue ('l', local\_Queue.all); end Send\_Queue; Queue\_Holder.Queue\_Filled; Dequeue (Item, Local\_Queue.all); -- Item will be 'l end Queue\_User;

begin null; end Queue\_Test\_Dispatching;

-----

- 22 **Operating Systems & Networks** Ada95

A concrete queue specification

procedure Enqueue (Item: in Element; Queue: in out Real\_Queue);

procedure Dequeue (Item: out Element: Queue: in out Real Queue);

:= Marker'First;

with Queue\_Pack\_Abstract; use Queue\_Pack\_Abstract;

Queueoverflow, Queueunderflow : exception;

type Marker is mod QueueSize; type List is array (Marker'Range) of Element; type Queue\_State is (Empty, Filled);

type Real\_Queue is new Queue\_Type with record

State : Queue\_State := Empty; Elements : List;

type Real\_Queue is new Queue\_Type with private;

package Queue\_Pack\_Concrete is

Top, Free : Marker

end record; end Queue Pack Concrete:

© 2002 Lives P. Zimmer, International Linksprite Resma

private

Page 78 of 432 (chapter 1: to 89)

QueueSize : constant Integer := 10;

## Ada95 language status

· Established language standard with free and commercial compilers available for all major OSs.

• Stand-alone runtime environments for embedded systems (some are only available commercially).

· Special (yet non-standard) extensions (i.e. language reductions and proof systems) for extreme small footprint embedded systems or high integrity real-time environments available - Ravenscar profile systems

has been used and is in use in numberless large scale projects (e.g. in the international space station, and in some spectacular crashes: e.g. Ariane 5)

Page 79 of 432 (chapter 1: to 89)

**Operating Systems & Networks** 

#### Ada95

#### Tasks & Monitors

- ... introducing:
- · protected types
- tasks (definition, instantiation and termination)
- task synchronisation
- entry guards

Page 67 of 432 (chapter 1: to 89)

entry calls

© 2002 Lives P. Zimmer, International Linksprits Research

accept and selected accept statements

## **Operating Systems & Networks**

#### POSIX – some of the real-time relevant standards

		•
1003.1 12/01	OS Definition	single process, multi process, job control, signals, user groups, file system, file attributes, file device management, file locking, device UO, device-specific control, system database, pipes, FIFO,
1003.1b 10/93	Real-time Extensions	real-time signals, priority scheduling, timers, asynchronous I/O, prioritized I/O, synchronized I/O, file sync, mapped files, memory locking, memory protection, message passing, sema- phore,
1003.1c 6/95	Threads	multiple threads within a process; includes support for: thread control, thread attributes, pri- ority scheduling, mutexes, mutex priority inheritance, mutex priority ceiling, and condition variables
1003.1d 10/99	Additional Real- time Extensions	new process create semantics (spawn), sporadic server scheduling, execution time monitor- ing of processes and threads, I/O advisory information, timeouts on blocking functions, de- vice control, and interrupt control

- 1003.1j
   Advanced Real-time Extensions
   typed memory, nanosleep improvements, barrier synchronization, reader/writer locks, spin locks, and persistent notification for message queues
- buffer management, send control blocks, asynchronous and synchronous opera-bounded blocking, message priorities, message labels, and implementation prot 1003.21 Distributed Real-time

Page 81 of 432 (chapter 1: to 89)

Page 85 of 432 (chapter 1: to 89)

Puge 07 of 412 (chapter 7: to 157)

# **Operating Systems & Networks**

#### POSIX - example: setting a timer

void timer\_create(int num\_secs, int num\_nsecs)

struct signation sa: struct sigevent sig\_spec; sigset\_t allsigs; struct itimerspec tmr\_setting; timer\_t timer\_h; /\* setup signal to respond to timer \*/

sigemptuset(&sg.sg\_mask); sa.sa\_flags = SA\_SIGINFO; sa.sa\_signation = timer\_intr:

if (sigaction(SIGRTMIN, &sa, NULL) < 0) perror('sigaction');

sig\_spec.sigev\_notify = SIGEV\_SIGNAL; sig\_spec.sigev\_signo = SIGRTMIN;

· CPU components relevant for this course:

© 2002 Live P. Zimmer International University Reemo



· register-set, sequencer ('normal operation'), interrupt controller, protected modes

Frequently employed POSIX features include:
• Timers: delivery is accomplished using POSIX signals
Priority scheduling: fixed priority, 32 priority levels
Real-time signals: signals with multiple levels of priority

• Semaphore: named semaphore

-

- Memory queues: message passing using named queues
- · Shared memory: memory regions shared between multiple processes
- Memory locking: no virtual memory swapping of physical memory pages

© 2003 Uwe R. Zimmer. International University Bremen Page 82 of 432 (chapter 1: to 89)

	POSIX – support in some OSs				
POSIX 1003 (Base POSI		POSIX 1003.1b (Real-time extensions)	POSIX 1003.1c (Threads)		
Solaris	Full support	Full support	Full support		
IRIX	Conformant	Full support	Full support		
LynxOS	Conformant	Full support	Conformant (Version 3.1)		
QNX Neutrino	Full support	Partial support (no memory locking)	Full support		
Linux	Full support	Partial support (no timers, no message queues)	Full support		
VxWorks	Partial support	Partial support	Supported through third		

**Operating Systems & Networks** 

**Operating Systems & Networks** 

#### POSIX - example: setting a timer (cont.)

<pre>/* create timer, which uses the REALTIME clock */ if (timer_create(CLOCK_REALTIME, &amp;sig_spec, &amp;timer_h) &lt; 0) perror('timer create');</pre>				
/* set the initial expiration and frequency of timer */ tmr.setting.it.uolue.tu.sec = 1; tmr.setting.it.uolue.tu.sec = num_secs; tmr_setting.it.interval.tu.sec = num_secs; if ( timer_settime(timer_h, 0, &tmr_setting,NUL) `fime(TS' perror('settimer'); the Pearl fime(TS'); the pearl				
/* wait for signals */ sigenptysekalisigs); remember Mic, i HRS Me while (1) { sigsuspend(&alls RFTER 30 MIH RL 5 MIM DURING I HRS Me }				
outine that is called when timer expires */   timer_intr(int sig, siginfo_t *extra, void *cruft)				

**Operating Systems & Networks** 

[Stallings2001] - Chapter 1

References for this chapter

void /\* perform periodic processing and then exit \*/

00					
Languages used in this course					
Ada RT-Java C/C++ Posix					
Predictability	*** (specific run-time env.)	(OOP)	implementation dependent	implementation dependent	
low-level interfaces	•••	-	••	**	
Concurrency	•••	••		••	
Distribution	••	•••		•	
Error detection (compiler, tools)	** (strong typing)				
Large systems		•••	OOP C++ style	/	

Language

**Operating Systems & Networks** 

**Operating Systems & Networks** 

Page 84 of 432 (chapter 1: to 89)

Page 88 of 432 (chapter 1: to 8

Page 92 of 432 (chapter 2: to 157

POSIX – other languages

POSIX is a 'C' standard ... ... but bindings to other languages are also (suggested) POSIX standards:

... and there are POSIX standards for task-specific POSIX profiles, e.g.:

- profiles 51-54: combinations of the above RT-relevant POSIX standards ~ RT-Linux

• Ada: 1003.5\*, 1003.24 (some PAR approved only, some withdrawn)

• Fortran: 1003.9 (6/92)

• Fortran90: 1003.19 (withdrawn)

• Super computing: 1003.10 (6/95)

• Realtime: 1003.13, 1003.13b (3/98)

© 2003 Live R. Zimmer. International University Bremen

• Embedded Systems: 1003.13a (PAR approved only)

**Operating Systems & Networks** 

Hardware Fundamentals

A common computer architecture:

Sequencer	Control Address .			
ALU E				
Registers	Memory	Memory	I/O	I/O Interface

ns carry device, address information and data (8-64 bit wide) as well as control lines in groups such as:

· arbitration, synchronization, requests, interrupts, priorities 0 2002 Uno P. 7



# **Operating Systems & Networks** POSIX – example: setting a timer (cont.)

/\* create timer, which uses the REALTIME clock \*/
if (timer\_create(CLOCK\_REALTIME, &sig\_spec, &timer\_h) < 0)
 perror('timer create');</pre> /\* set the initial expiration and frequency of timer \*/ tmr\_setting.it\_value.tw.sec = 1; tmr\_setting.it\_value.tw.sec = ?um\_secs; tmr\_setting.it\_interval.tw\_sec = rum\_secs; if ( timer\_settime(timer\_h, 0, &tmr\_setting,NULL) < 0) perror('settimer'); /\* wait for signals \*/ sigemptyset(&allsigs); while (1) { sigsuspend(&allsigs); 3

/\* routine that is called when timer expires \*/ void timer\_intr(int sig, siginfo\_t \*extra, void \*cruft) /\* perform periodic processing and then exit \*/

[Silberschatz01] - Chapter 2 Uwe R. Z

	all references and
ardware Fundamentals mmer – International University Bremen	
	C 2003 Uwe R. Zimmer, International University Br
Operating Systems & Networks	
	-

Hardware Fundamentals	Register structure
Register set	Status (SR) or Condition codes (CC) Instruction (IR)
<ul> <li>SR: Status / Condition codes (CC), e.g.: privilege level, interrupt level, result of last operation</li> </ul>	Program counter (PC) Stack pointer (SP)
<ul> <li>IR: current instruction</li> </ul>	Special registers (privileged,
<ul> <li>PC: Address of current (next) instruction</li> </ul>	e.g. page table pointers)
<ul> <li>SP: Top of stack address</li> </ul>	(mostly used in specific addressing modes)
<ul> <li>Special privileged registers, e.g.: page table entries, memory protection maps</li> </ul>	
<ul> <li>Dedicated registers, e.g.: registers which can by employed in some contexts only</li> </ul>	Universal registers
<ul> <li>Universal registers: registers, which can be employed for any purpose (addressing, storage, index, parameters,)</li> </ul>	

© 2002 Lives P. Zimmer, International Linkspeits Brome

perating Systems & Networks Hardware Fundamentals Register set Often divided into a privileged and non-privileged section · Switch from non-privileged to privileged mode

© 2002 Lives P. Zimmer, Inte

}

/\* 1

only via traps or interrupts (later in this chapter) ☞ SR, IR, PC, SP + some general registers (or at least one 'accumulator' are found in all current processor designs · Special and dedicated registers are not used in all architectures

(etallingereet) etalliset	
William Stallings	
Operating Systems	
Prentice Hall, 2001	
are available on the course page	
	Bus-system
	William Stallings Operating Systems Prentice Hall, 2001 are available on the course page

Page 91 of 432 (chapter 2: to 157)

**Operating Systems & Networks** POSIX - 1003.1b





#### only one interrupt signal line available!

In order to identify the interrupt reason, an additional read cycle is required! © 2003 Uwe

		ł	1.10	100			0	be	ra	ti	ng S	ys	ter	ns	&	N	etv	vo	rks	5		
		53		220		L	Μ	12	2L	4!	58 - 1	inst	ruc	tio	n R	AM		00.81792			~	2
A4	AS		21	1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
	0			5	Instruction RAM	RW		Acqui	isition	_	Watch-						-		-			
0		1	0		(RAM Pointer = 00)			Te	114		dog	8/12	Timer	Sync		Vin-			V <sub>Pi+</sub>		Pause	Los
	1		1																			
	0		5 1		Instruction RAM	RW																
0		1	0		(RAM Pointer = 01)				D	on't C	Care		>2	Sign	Limit #1							
	1		1																			
	0		5 1	5	Instruction RAM	RW																
0			0		(RAM Pointer = 10)				D	on't C	Care		>/<	Sign				Lin	2 #2			
	1		1.1																			

#### every entry in the instruction RAM consists of (cont.):

• 8/12 (1bit): selects the resolution (8 bit + sign or 12 bit + sign).

• Watchdog (1bit): activates comparisons with two programmed limits.

• Acquisition time (D) (4bit): the converter takes 9 + 2D cycles (12bit mode) or 2+2D cycles (8bit mode) to sample to input. Depends on the input resistance:  $D \approx 0.45 \cdot R_S[k\Omega] \cdot f_{CLK}[MHz]$  for 12 bit conversions.

• Limits (including sign and comparator): used for Watchdog operation.	
© 2003 Uwe R. Zimmer, International University Bremen	Page 105 of 432 (chapter 2: to 157)

	Operating Sy	vstems & Networks
	LM12L458 - in	nstruction RAM
A4 A3 A2 A1 Purpose	Type D15 D14 D13 D12 D11	D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 Instruction RAM 0 to (RAM Pointer = 00) 1 1 1	RW Acquisition Watch- Time dog i	8/12 Timer Sync V <sub>IN</sub> . V <sub>IN</sub> , Pause Loop
PDC Instructions (1)	Vplus Vminus Sync Timer Resolution Watchdog AquisitionTime	-> cne, -> Gnd, => True, => False, => EightBit, => False, => Taue, lost instruction
uc_instructions (1)	Pause Vplus Vminus Sync Timer Resolution	-> True, ust instruction => False, => Ch1, => Ch2, => False, => TwelveBit,
	AquisitionTime	=> False,

	Operating Systems & Networks
5000503404104150056119 <mark>2410247</mark>	A/D, D/A & Interfaces
12-Bit + sign	LM12L458 , 8 channel, A/D converter, controller and interface
ntroller features	
Programmable a	acquisition times and conversion rates
2-word conver	sion FIFO
Self-calibration	and diagnostic mode
8- or 16-bit wide	data bus microprocessor or DSP
applications: • Data Logging • Process Contr	ol

**Operating Systems & Networks** 

Hardware Fundamentals

Privileged instructions

· restrict access form user-level tasks to resources, which are managed by the operating system:

prevent user level tasks from by-passing the operating system

(e.g. special registers, MMUs, etc.)

· implement two (or more) protection levels in the CPU

declare some instructions privileged

© 2003 Uwe R. Zimmer, International University Bremen

Structures which are used to administer memory or I/O access

· allow changes to a higher privilege level by means of traps/exceptions/interrupts only.

Purpose:

Tvp

© 2003 Uwe R

0 2002 1

} Instruction;

Memory

• I/O

Implementation:

and the p															-
10			Operati	ng S	ys	ter	ns	&	N	etv	vo	rks	5		
	LM12L458 – instruction RAM														
A4 A3 A2 A1	Purpose	Type	D15 D14 D13 D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0 0 0	Instruction RAM	RW	Acquisition	Watch-				I —			I –				
1 1 1	(rown Postdar = 00)		1 1790	aoĝ	6/12	1 mar	oync		v <sub>iN</sub> -			v <sub>iN+</sub>		rause	Loop
type Aqu for Chan for Chan for Reso	isition_D is nelPlus use nelMinus use lutions use truction is		ew Integer Ch0 => 0, 1 Ch4 => 4, 1 Gnd => 0, 1 Ch4 => 4, 1 TwelveBit : cord	range Ch1 =) Ch5 =) Ch1 =) Ch5 =) => 0,	0 1 5 1 5 Ei	15 , CH , CH , CH , CH	i; - 12 = 16 = 16 = 16 =	- 9 > 2 > 6 > 2 > 6 > 2 > 6 =>	+2D , Cl , Cl , Cl , Cl , Cl 1);	11) יי 3 ה יי 7 ה יי 7 ה יי 7 ה	2bit => 3 => 7 => 3 => 7	), , , , , , , , , , , , , ,	2+2	0 (	3bit:
end	EndOfLoop, F Jplus Jminus Resolution AquisitionT record;	i me	se, Sync, T	Timer,	Ш	atch	idog		Boo Cha Cha Res Aqu	lean nnei nnei olur isi	n; IP1u IMir Lior Lior	us; ius; is; i_D;			

0.001	298					-					2402524		000-70	111108	
	TO .		(	Operati	ng S	ys	tei	ns	&	Net	wo	rk	S		
			L	M12L4.	58 - 1	inst	ruc	tio	1 R/	м	2-00-10/2			/	×
	A4 A3 A2 A1	Purpose	Туре	D15 D14 D13 D12	D11	D10	D9	D8	D7	D6 D5	D4	D3	D2	D1	D0
	0 0 0	Instruction RAM (RAM Pointer = 00)	RW	Acquisition	Watch-	8/12	Timer	Sure		Ver		Var		Parso	Long
	1 1 1							-,				•			
ei	num Char num Char num Reso	nnelPlus { nnelMinus { olutions {	ChØ= Gnd= Twel	0, Ch1, C 0, Ch1, C veBit=0,	h2, Cl h2, Cl Eightl	n3, n3, Bit]	Ch4 Ch4	, c , c	h5, h5,	Ch6, Ch6,	Ch7 Ch7	};			
s	truct {														
	unsign	ned int End	UTLO	op :	1;										
	Channe	alPlus Unli	5e 45		3:										
	Channe	1Minus Vmi	nus		3;										
	unsigr	ned int Syn	2	:	1;										
	unsign	ned int Tim	er		1;										
		· · · · · · · · · · · · · · · · · · ·		100											
	ungia	actions hes	obdo		1.										

-10-F	
10	Operating Systems & Networks
	Asynchronism
	Interrupts
Required me	chanisms for interrupt driven programming:
• Interrupt c	ontrol: grouping, encoding, prioritising, and en-/disabling interrupt sources
Context sw	itching: mechanisms for cpu-state saving and restoring + task-switching

• Interrupt identification: Interrupt vectors, interrupt states

#### hardware-supported

Page 98 of 432 (chapter 2: to 157)

Page 102 of 432 (chapter 2: to 157)

Page 106 of 432 (chapter 2: to 157)

Page 110 of 432 (chapter 2: to 157)

0 2003

} Instruction:

0.200

Instruction InstructionsA[8]; InstructionsA \*Instructions; Instructions = 0x0000132D;

© 2003 Uwe R. Zimmer. International University Breme Base 99 of 432 (chapter 2: to 157)

# **Operating Systems & Networks**

					L٨	A12L45	- 85	ac	ce	sib	le i	regi	ster	rs					
A4	AS	A2	A1	Purpose	Type	D15 D14 D13 D1	2 D1	1	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	RW	Acquisition	Wat	ch-											
0		to		(RAM Pointer = 00)		Time	do	9	8/12	Timer	Sync		V <sub>N</sub> -			$V_{\mathbb{N}^*}$		Разне	Loop
	1	1	1																
	0	0	0	Instruction RAM	RW														
0		to		(RAM Pointer = 01)		Doni	t Care			>/2	Sign				Lim	t#1			
	1	1	1																
	0	0	0	Instruction RAM	R/W														
0		to		(RAM Pointer = 10)		Doni	Care			>/<	Sign				Lim	t#2			
	1	1	1																
1	0	0	0	Configuration	R/W	0	0.0	~	Test	RA	M	NO	Auto	Chan	Stand-	Full	Auto-	Reset	Start
				Register		DON'T Care	DP	6	= 0	Poi	titer -	Sel	Zero <sub>ec</sub>	Mask	by	CAL	Zero		
				Interrupt Enable	R/W	Number of Co	wersions		8	equenc	er 🛛	INT7	Don't	INT5	INT4	INT3	INT2	INT1	INTO
1	0	0	1	Register		in Conversio	n FIFO		A	ddress	10		Care						
						to Generate	INT2		Ge	ierate I	NT1								
										Address									
					R	Actual Num	ber of		af			INST7	°0"	INST5	INST4	INST3	INST2	INST1	INSTO
1	0	1	0	Interrupt Status		Conversion	Results		8	equenc	er								
				Register		in Conversio	n FIFO			structio	in .								
										being									
										ixecute	đ								
1	0	1	1	Timer	RW	Tim	er Preset	High B	буба					Tin	ter Pres	et Low I	Byte		
				Register															
1	1	0	0	Conversion	R	Address Sig	ormers	ion				Cor	wersion	Data: L	S8s				
				FIFO	1	or Sign		D	aa: Mi	Bs									
1	1	0	1	Limit Status	R		Limit #2:	Status							Linit #1	: Status			
				Register															

LM12L458 – instruction RAM																					
A4	A	3	A2	A1	Purpose	Type	D15	D14 D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D
	c	)	0	٥	Instruction RAM	RW		Acquisition	-	Watch-											
0			to		(RAM Pointer = 00)			Time		dog	8/12	Timer	Sync		$V_{\mathbb{N}^{-}}$			$V_{\mathbb{N}*}$		Pause	Lo
	1		1	1																	

Uwe R. 2	Zimmer, International Universi	ty Bre	men		Page 107 of 432 (chapter 2: to 157)
end	record;				
	AquisitionTime	at	0*Units_Per_Word range	1215;	
	Watchdog	at	0*Units_Per_Word range	1111;	
	Resolution	at	0*Units_Per_Word range	1010;	
	Timer	at	0*Units_Per_Word range	99;	
	Sync	at	0*Units_Per_Word range	8 8;	
	Vminus	at	0*Units_Per_Word range	5 7;	
	Vplus	at	0*Units_Per_Word range	2 4;	
	Pause	at	0*Units_Per_Word range	1 1;	
	End0fLoop	at	0*Units_Per_Word range	0 0;	

						-	Contraction of the local division of the loc	-	-	n centre	-		0.01-62-0		1.1.5	Nacional State		-		-		140.0			
	1000	2		110					С	)pe	ra	ti	ng	S	ys	ter	ns	&	Ν	etv	vo	rk	s		
		22		100410				l	٨	M12	2L	4!	58.	- i	nst	ruc	tio	n R	AM		000 84 700			/	~
A4	A	s A	2 A	1	Put	pose		Тур	e D	15 D14	D13	D12	D11	1	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	ti ti		0	Instruct IAM Po	tion R inter	AM = 00)	RW	1	Acqui Tir	isition ne		Wate dog	h- I	8/12	Timer	Sync		V <sub>N</sub> -			VN.		Pause	Loop
r	u	t	ł	ine	1 ir	nt	End	IO f L	_00	D		:	1:												
	u	າຣ	iç	ined	1 ir	١t	Pau	se				:	1;												
	CI	٦a	nr	e1F	°1u⊴	5	Vp1	us				:	з;												
	CI	٦a	nr	e11	linu	s	Ųm i	nus	5			:	з;												
	u	าร	19	neo	1 !!	nt.	Syr	IC.				÷	1;												
	u D.	15	10	neo	1 11	11	Dec	ler		ian		:	1;												
		25	10	ner			llet	010	4	TON		:	12												
							พน เ	CDC	1636																

Interrupts	
Interrupt control:	
at the individual device level	

Asvnchronism

**Operating Systems & Networks** 

#### ... at the system interrupt controller level

... at the operating system level beyond task-level (interrupt service routines) · communicating interrupts to task transforming interrupts to signals

... at the language level

© 2003 Uwe R. Zimmer, International University Bremer

Operating Systems & Networks																				
LM12L458 – instruction RAM																				
A4	A3	A2	A1	Purpose	Type	D15	D14 D	13 D12	D11	D10	D9	D8	D7	DS	D5	D4	D3	D2	D1	D0
	0	0	0	Instruction RAM	RW		Acquisit	ion	Watch-					_	_		_	_	_	
0		50		(RAM Pointer = 00)			Time		dog	8/12	Timer	Sync		V <sub>IN</sub> -			$V_{iN*}$		Pause	Log
	1	1	1																	
-	0	0	0	Instruction RAM	RW															
0		50		(RAM Pointer = 01)				Don't	Care		>/7	Sign				Lin	it #1			
	1	1	1																	
	0	0	0	Instruction RAM	RW															
0		50		(RAM Pointer = 10)		Don't Care >/< Sign Limit #2														
	1	1	1																	

#### every entry in the instruction RAM consists of:

• Loop (1bit): indicates the last instruction and branches to the first one.

• Pause (1 bit): halts the sequencer before this instruction.

• V<sub>IN+</sub>, V<sub>IN-</sub> (2\*3bit): select the input channels (000 selects ground in V<sub>IN-</sub>)

• Sync (1bit): wait for an external sync. signal before this instruction.

• Timer (1 bit): wait for a preset 16-bit counter delay before this instruction.

Operating Systems & Networks																					
061	200	540	2014	n a bacana pa de rea	L	M	1.	2L	.4	58 - 1	inst	ruc	tio	n R	АМ	806/107	ongage	1969632	000172		~
A4	A3	A	2 A1	Purpose	Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
_	0	6	0	Instruction RAM	RW		Acqu T	isition me	1	Watch- dog	8/12	Timer	Sync		Va-			Va.		Pause	Loop

for Instruction'Size use 16; -- Bits
for Instruction'Alignment use 2; -- Storage\_Units (Bytes)
for Instruction'Bit\_Order use High\_Order\_First; type Instructions is array (0..7) of Instruction; pragma Pack (Instructions);

ADC\_Instructions : Instructions; for ADC\_Instructions'Address use To\_Address (16#0000132D#);

© 2003 Uwe R. Zimmer. Interr



Page 108 of 432 (chapter 2: to 157



ional University Bremen	Page 125 of 432 (chapter 2: to 157)

of control

interrupts / signal

asynchronously

© 2002 Lives P. Zimmer Interna

interrupt/signal

handle

asynchronously

asynchronous transfer

of contro

© 2002 Line R. Zimmer, Inte Page 126 of 432 (chapter 2: to 157)

procedure Exchange\_Handler (Old\_Handler : out Parameterless\_Handler; New\_Handler : in Parameterless\_Handler; Interrupt : in Interrupt\_ID); procedure Detach\_Handler (Interrupt : in Interrupt\_ID); function Reference (Interrupt : Interrupt\_ID) return System.Address end Ada.Interrupts;

Page 127 of 432 (chapter 2: to 157)



function Reference (Interrupt : I

end Ada.Interrupts;

O 2002 Lives P. Zimmer International Linkspeits Reen

Page 128 of 432 (chapter 2: to 157)



improving (memory caches of up to about 128KB are considered adequate in most cases).

Page 142 of 432 (chapter 2: to 157)

Page 141 of 432 (chapter 2: to 157)

© 2003 Uwe R. Zimmer. International University Breme

devices, controllers, communication with CPU, basic device programming

O 2003 Lines P. Zimmer International Linksperity Brown

Page 143 of 432 (chapter 2: to 157)

Page 144 of 432 (chapter 2: to 157)

I/O

Page 132 of 432 (chapter 2: to 157

< 1 ns i

< 1-2 ns

< 4 ns

< 8 ms

#### **Operating Systems & Networks Operating Systems & Networks** Hardware Fundamentals Hardware Fundamentals I/O devices I/O controllers Interfacing between a local bus-system (system bus, peripheral bus) the essential parts of a computer system, and an concrete hardware device which (may) make the computations meaningful. · Some typical classes of I/O devices: clocks, timers user-interface devices document I/O devices (scanners, printers, ...) · audio & video equipment network interfaces mass storage devices · all kinds of sensors and actuators in control applications © 2003 Uwe R. Zimmer. International University Bremer Page 145 of 432 (chapter 2: to 157)

Page 149 of 432 (chapter 2: to 157)

Page 157 of 432 (chapter 2: to 157)

	Hardware Fundamentals	-4
	<b>Operating Systems &amp; Networks</b>	
and in the second second		The second statement of the se

#### I/O interfaces via system-bus and I/O bus controller



• I/O protection requires / is identical with memory protection, DMA possibilities, expandible • System bus load can be reduced, I/O bus is platform independent, e.g. PCI, SCSI, ...

© 2003 Uwe R. Zimmer. International University Bremer

© 2003 Uwe R. Zimmer, Interna

i.		Оре	erating Systems & Networks
MAIN	BRCLR LDA ADD	6, TSR, MAIN OCMP+1 #\$D4 TEMP0	;Loop here till Output Compare flag set ;Low byte of Output Compare register ;Rdd $\Delta t_1 = (50 \text{ ms}/4 \mu\text{s}) \text{ mod} 2^8 = \$D4$ ;Sque till bick belf colouitad
	LDA	OCMP	High bute of Output Compare register
	ADC	#\$30	$:8dd \wedge t_{1} = (50ms/4us)div2^{8} = $30 (+carru)$
	STA	OCMP	Update high bute of Output Compare register
	LDA	TEMPA	Get low half of updated value
	STA	OCMP+1	;Update low half and reset Output Compare flag
	LDA INCA	TIC	;Get current TIC value ;TIC := TIC + 1
	STA	TIC	;Update TIC
	CMP	#20	;20th TIC?, 1 second passed?
	BLO	NOSEC	;If not, skip next clear
	CLR	TIC	;Clear TIC on 20th
NOSEC	EQU	*	
	JSR	TIME	;Update time-of-day & day-of-week
	JSR	Kypad	;Check/service keypad
	JSR	A2D	;Check Temp Sensors
	JSR	HVAC	;Update Heat/Air Cond Outputs
	JSR	LCD	;Update LCD display
	BRA	MAIN	;End of main loop



Accessible from the CPU via control, status and data registers	ALU System bus
Major tasks:	Registers Memory Memory VO
<ul> <li>convert electrical signals</li> <li>buffer data in case of different signal speeds</li> <li>multiplexing different channels</li> <li>computing the with the external device independently of the CPU as far as possible</li> </ul>	Interface Interface
In the control of a complete embedded µcontroller	• I/O protection is given by protected CPU instructions @ need to be done in protected mode.
	<ul> <li>Potentially less efficient, since all I/O operations need to be done in the OS-kernel no obvious DMA - everything needs to be transferred via the CPU, I/O bus is processor specific</li> </ul>
D 2003 Uwe R. Zimmer, International University Bremen Page 146 of 432 (chapter 2: to 157)	© 2003 Uwe R. Zimmer, International University Bremen Page 147 of 432 (chapter 2: to 157
Operating Systems & Networks	Operating Systems & Networks
Hardware Fundamentals	Hardware Fundamentals
Basic I/O device programming	Concurrency is an intrinsic feature of real architectures!
<ul> <li>Status driven: the computer polls for information (used in dedicated μcontrollers and pre-scheduled hard real-time environments)</li> </ul>	Semiencer I. Interrupts
<ul> <li>Interrupt driven: The data generating device may issue an interrupt when new data had been detected / converted or when internal buffers are full</li> </ul>	System bus
<ul> <li>Program controlled: The interrupts are handled by the CPU directly (by changing tasks, calling a procedure, raising an exception, free tasks on a semaphore, sending a message to a task,)</li> </ul>	
<ul> <li>Program initiated: The interrupts are handled by a DMA-controller.</li> <li>No processing is performed. Depending on the DMA setup,</li> <li>cycle stealing can occur and needs to be considered for the worst case computing times.</li> </ul>	Registers Memory Memory Interface HO Interface
<ul> <li>Channel program controlled: The interrupts are handled by a dedicated channel device. The data is transferred and processed. Optional memory-based communication with the CPU.</li></ul>	Poperating systems need to take care of all asynchronous and concurrent resources. Concurrency and synchronization are fundamentals of operating systems design!
D 2003 Uwe R. Zimmer, International University Bremen Page 150 of 432 (chapter 2: to 157)	© 2003 Uwe R. Zimmer, International University Bremen Page 151 of 432 (chapter 2: to 157
Operating Systems & Networks	Operating Systems & Networks



A Hoyes Tou Tou Toe MIDD14	And States	<ul> <li>Real-time embedded app interface: NEXUS debug</li> </ul>
		<ul> <li>Packing: 352/388 ball PB</li> </ul>
nal University Bremen	Page 154 of 432 (chapter 2: to 157)	© 2003 Uwe R. Zimmer, International Uni
and and the		
	2	[ <b>Ari90]</b> M. Ben-Ari Principles of Concurrer gramming Prentice Hall, 1990
	3	[Bollella01] Greg Bollella, Ben Bros Hardin, Peter Dibble, Turnbull & Rudy Belliar The Real-Time Specifica http://www.rti.org
Processes		

	Oper	rating S	Syste	ms &	& Net	work	s
ACCESSION OF CONTRACTOR		and the second second second second		10000000000000	COARD CLARGE	HE-SEARNEY FRAME	00007-201401-00

I/O bus

Page 155 of 432 (chapter 2: to 15

Hardware Fundamentals

I/O interfaces via dedicated I/O-buses

Interrupts

Sequencer

# **Operating Systems & Networks** Hardware Fundamentals

#### I/O interfaces via system-bus



· I/O protection requires / is identical with memory protection, DMA possibilities, expandible · System bus can be a bottle-neck, I/O interfaces are processor dependent

© 2003 Uwe R. Zimmer. International University Bremen





Introduction to processes and threads		
1 CPU per control-flow or specific configurations only: • distributed µcontrollers • physical process control systems: • cpu per task, connected via a typ. fast bus-system (VME, PCI) • no need for process management	address space 1	address space n

# eed to take care of all asynchronous and concurrent resources. chronization are fundamentals of operating systems design! **Operating Systems & Networks** µControllers MPC565 -40° - +125°C, power dissipation: 0.8 - 1.12W

• CPU: PowerPC core (incl. FPU & BBC), 40/56 MHz · Memory: flash: 1M, static: 36K, 32 32-bit registers • Time processing units: 3 (via dual-ported RAM) · Timers: 22 channels (PWM & RTC supported) A/D convertors: 40 channels, 10bit, 250kHz · Can-bus: 3 TOUCAN modules • Serial: 2 interfaces · Interrupt controller: 48 sources on 32 levels

 Data link controller: SAE J1850 class B communications module embedded application development . ... ig port (IEEE-ISTO 5001-1999)

GA iversity B

Operating S	Systems & Networks
References fo	or this chapter 🛛 😜
Ari90] M. Ben-Ari Principles of Concurrent and Distributed Pro- gramming Prentice Hall, 1990 Bollellaol 11 Greg Bollella, Ben Brosgol, Steve Furr, David Hardin, Peter Dibble, James Gosling, Mark Turnbull & Rudy Belliardi The Real-Time Specification for Java http://www.rtj.org	[Burns01] Alan Burns and Andy Wellings Real-Time Systems and Programming Languages Addison Wesley, third edition, 2001 [Silberchat201] - Chapter 4,5 Abraham Silberschatz, Peter Bear Galvin, Greg Gagne Operating System Concepts John Wiley & Sons, Inc., 2001 [Stalling2001] - Chapter 3,4 William Stallings Operating Systems Prentice Hall, 2001

all references and some links are available on the course page chapter 3: to 394) © 2002 Lhuo P. Zie Page 159 o

© 2003 Uwe R. Zimmer, Interna

Page 160 of 432 (chapter 3: to 394)



Sunchronization			Operating Systems & Networks
Synchronization	Synchronization	Synchronization	Synchronization
Some synchronization terms: andition synchronization: nchronize a task with an event given by another task.	Synchronization by flags Word-access atomicity: Assuming that any access to a word in the system is an atomic operation:	Synchronization by flags Assuming further that there is a shared memory area between two processes: • A set of processes agree on a (word-size) atomic variable operating as a flag to indicate synchronization conditions.	Condition synchronization by flags var Flag : boolean := false;
<pre>ititical sections: de fragments which contain access to shared resources and need to be executed without terference with other critical sections, sharing the same resources. futual exclusion: otection against asynchronous access to critical sections. fomic operations: e set of operations, which atomicity is guaranteed by the underlying system (e.g. hardware).</pre>	e.g. assigning two values (not wider than the size of word) to a memory cell simultaneously: Task 1: $x := 0$ ;   Task 2: $x := 5$ ; will result in <b>either</b> $x = 0$ <b>xor</b> $x = 5$ – and no other value is ever observable.		process P1; process P2; statement X; statement A; repeat until Flag; Flag := true; statement Y; statement B; end P1; end P2;
lve R. Zimme, International University Biermen Page 177 of 432 (shapter 3: to 394)	C 2001 Uwe K. Zimmer, International University Bremen Page 178 of 412 (chapter 3: to 394)	C 2001 Une R. Zimmer, International University Bornon Page 179 of 432 schapter 3: to 394	Sequence of operations: [A   X] → [B   Y] 0 2003 Une R. Zimme, International University Bernen Page 180 of 412 schapter 3:
Operating Systems & Networks Synchronization	Operating Systems & Networks Synchronization	Operating Systems & Networks Synchronization	Operating Systems & Networks Synchronization
Synchronization by flags	Synchronization by semaphores (Dijkstra 1968)	Condition synchronization by semaphores	Mutual exclusion by semaphores
et of processes agree on a (word-size) atomic variable operating a flag to indicate synchronization conditions: pry flag method is ok for simple condition synchronization, but is not sufficient for general mutual exclusion in critical sections!       	Asuming further that there is a shared memory between two processes: a so for processes agree on a variable S operating a to indicate synchronization conditions and a control operation op S - P stands for 'passern' (Dutch for 'protech.') (f (f S ) et ther S : S - 1) also: Kiai (', Suppend that I.T.ree' (f (f S ) et ther S : S - 1) also: Kiai (', Suppend that I.T.ree' (f (f S ) et ther S : S - 1) also: Kiai (', Suppend that I.T.ree' (f (f S ) et ther S : S - 1) also: Kiai (', Suppend that I.T.ree' (f (f S ) et ther S : S - 1) also: Kiai (', Suppend that I.T.ree' (f (f S ) et ther S : S - 1) also: Kiai (', Suppend that I.T.ree' (f S - 1) also: Kiai (', Sup	ur sync : semaphore := 0;         process P1; statement x; end P1;       process P2; statement R; signal Sayno; statement B; end P2;         Sequence of operations: [A   X] - [B   Y]         Construct Remeasured Leavenge Memory         Construct Remeasured Leavenge Memory         Operating Systems & Networks Synchronization	<code-block><code-block></code-block></code-block>
Semaphores: es of semaphores: meral semaphores (counting semaphores): non-negative number; (range limited by the system) and U increment and decrement the semaphore by one. mary semaphores: are sufficient to create all other semaphore forms. • Joinnic 'test-and-set' operations at hardware level are usually binary semaphores. antity semaphores: The increment (and decrement) value for the semaphore is specified as a rameter with P and U.	Semaphores In Ada95 package Rda.Synchronous_Task_Control is type Suspension_Dbject is limited private; procedure Set_False (S : in out Suspension_Dbject); function Current_State (S : Suspension_Dbject) return Boolean; procedure Suspend_Until_True (S : in out Suspension_Dbject); private not specified by the language end Rda.Synchronous_Task_Control;	Semaphores In Ada95 package Rda.Synchronous_Task_Control is type Suspension_Object is limited private; procedure Set_False (S : in out Suspension_Object); function Current_State (S : Suspension_Object) return Boolean; procedure Suspend_Until_True (S : in out Suspension_Object); private =	Semaphores in 20095 package Rda.Suphorous_Task_Controls type Suspension.Dbject is 11 pted privat procedure Set_True (S   Th out Supersion.Dbject); procedure Set_Talse (S   Th out Supersion.Dbject); function Current State (S : Stappersion.Dbject); procedure Suspend_Until_True (S : in out Suspend in Dbject); private rot specified by the language end Rda.Synchronous_Task_Control for only one task can be blocked on the action of a binary semaph (Program_Error will be used with the second task trying to suspend itself) ☞ no queues ☞ minimal undin toverhead
Page 18 of 412 shaper 3: to 398           Operating Systems & Networks           Synchronization	C 2023 Une & Zammer, International Liberrarily Brenners  Operating Systems & Networks  Synchronization	C 2010 Ure & Zenner, International Linewrity Internat Operating Systems & Networks Synchronization	0 2020 Uwe & Zemme International University Review Operating Systems & Networks Synchronization
Semaphores in POSIX	Semaphores in POSIX	Semaphores in POSIX	Semaphores in POSIX
<pre>sem_init (sem_t *sem_location, int pshared, unsigned int value); sem_destroy (sem_t *sem_location); sem_trywait (sem_t *sem_location); sem_trywait (sem_t *sem_location, const struct timespec *abstime); sem_post (sem_t *sem_location); sem_getvalue (sem_t *sem_location, int *value);</pre>	<pre>int sem_init (sem_t *sem_location, int pshared, unsigned int value); int sem_uoit (sem_t *sem_location); int sem_trywait (sem_t *sem_location); int sem_trewait (sem_t *sem_location); int sem_trewait (sem_t *sem_location); int sem_getvalue (sem_t *sem_location, int *value); generate semanbore for usage between processes</pre>	<pre>int sem_init (sem_t *sem_location, int pshared, unsigned int value); int sem_uoit (sem_t *sem_location); int sem_trywait (sem_t *sem_location); int sem_trueduat (sem_t *sem_location); int sem_treduati (sem_t *sem_location); int sem_getvalue (sem_t *sem_location); int sem_getvalue (sem_t value); delivers the number of watting processes as a negative integer</pre>	<pre>void allocate (priority_t P) {     sem_wait (Sautex);     if (busy) {         sem_wait (Sautex);         sem_wait (Sautex);         sem_post (Sautex);</pre>
	(otherwise for threads of the same process only)	if there are processes waiting on this semaphore	<pre>sem: mutex, curutz; tupedef emun {jow, high} priority_t; else { int waiting int waiting } } }</pre>

Operatin Sym	ng Systems & Networks	Operating Systems & Networks Synchronization	Operating Systems & Networks Synchronization	Operating Systems & Networks Synchronization
Deadlock	v hv semanhares	Criticism of semanhores	Conditional critical regions	Conditional critical regions
with Ada Superproper Task Coni	trol: use Rda Superpropus Task Control:	Childishi of semaphores	Conditional Childan regions	buffen t buffen t
X, Y: S	Suspension_Object;	<ul> <li>Semaphores are not bound to any resource or method or region</li> </ul>	Basic idea:	resource critial_buffer_region : buffer;
task B; task bodu B is	task A; task bodu A is	Adding or deleting a single semaphore operation some place might stall the whole system	<ul> <li>Critical regions are a set of code sections in different processes,</li> </ul>	process producer; process consumer;
begin	begin	Semaphores are scattered all over the code	Shared data structures are grouped in named regions	loop loop
 Suspend_Until_True (Y);	 Suspend_Until_True (X);	I hard to read, error-prone	<ul><li>and are tagged as being private resources.</li><li>Processes are prohibited from entering a critical region,</li></ul>	when buffer.size ( N do when buffer.size > 0 do
Suspend_Until_True (X);	Suspend_Until_True (Y);	Semaphores are considered not adequate for complex systems.	when another process is active in any associated critical region.	place in buffer etc take from buffer etc. end region end region
end в; « could raise a Program_Error in Ada95.	end H;	(all concurrent and real-time languages offer more abstract and safer synchronization methods).	When a process wishes to enter a critical region it evaluates the guard (under mutual	end loop; end loop;
produces a potential deadlock when imp	elemented with general semaphores.		exclusion). If the guard evaluates false, the process is suspended / delayed.	
Deadlocks can be generated b     O 2003 Uwe R. Zimmer, International University Bremen	by all kinds of synchronization methods. Page 193 of 432 (chapter 3: to 394)	C 2001 Une R. Zimmer, International University Bremen     Page 194 of 432 (Auptor 3: to 394)	O 2001 Uve & Zimme, International Liniversity Bormon     Page 195 of 412 (chapter 3: to 394)	C 2003 Uwe K. Zimmer, International University Bremen Page 196 of 432 (chapter 3: to 394)
Operatir	ng Systems & Networks	Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks
Sync	chronization	Synchronization	Synchronization	Synchronization
Criticism of cone	ditional critical regions	Monitors	Monitors	Monitors with condition synchronization
<ul> <li>All guards need to be re-evaluated when any conditional critical re-</li> </ul>	ated,	(Modula-1, Mesa — Dijkstra, Hoare)	monitor buffer; export append, take:	(rioare)
	test their guards	• Collect all operations and data-structures shared in critical regions in one place, the monitor	uar (* declare protected vars *)	<ul> <li>Condition variables are implemented by semaphores (Hait and Signal).</li> </ul>
	ohase ∞ potential livelocks	Formulate all operations as procedures or functions.	procedure append (I : integer);	Queues for tasks suspended on condition variables are realized.
<ul> <li>As with semaphores the condit are scattered all over the code.</li> </ul>	tional critical regions	<ul> <li>Prohibit access to data-structures, other than by the monitor-procedures.</li> <li>Assure mutual exclusion of the monitor-procedures.</li> </ul>	procedure take (var I : integer); 	<ul> <li>A suspended task releases its lock on the monitor, enabling another task to enter.</li> </ul>
	th semaphores.		begin (* initialisation *)	There efficient evaluation of the guards: the task leaving the monitor can evaluate all guards and the right tasks can be activated.
The language Edison uses conditional critica for synchronization in a multiprocessor envi (each process is associated with exactly one	I regions ironment processor).		end; How to realize conditional synchronization?	Blocked tasks may be ordered and livelocks prevented.
Monitors with co	ng Systems & Networks	Operating Systems & Networks Synchronization Monitors with condition synchronization	Operating Systems & Networks Synchronization Monitors with condition synchronization	Operating Systems & Networks Synchronization Monitors in Modula-1
monitor buffer;			Constant and a second state with the state in second second base	
var BUF top, base	: array [ ] of integer; : 0size-1;	begin if NumberInBuffer = 0 then	<ul> <li>A signal is allowed only as the last action of a process before it leaves the monitor.</li> </ul>	<ul> <li>wait (s, r): delays the caller until condition variables is true (r is the rank (or 'priority') of the caller).</li> </ul>
NumberInBuffer spaceavailable, itemavailable	: integer; : condition;	wait (itemavailable); The signalling and the	• A signal operation has the side-effect of executing a return statement.	• send (s):
procedure append (I : integer) begin	;	end if; I := BUF [base]; base := (base 1) and size: active in the monitor!	<ul> <li>Hoare, Modula-1, POSIX: a ≤ i gnal operation which unblocks another process has the side-effect of blocking the current process;</li> </ul>	then the process at the top of the queue of the highest filled rank is activated (and the caller supported)
if NumberInBuffer = size wait (spaceavailable)	then	NumberInBuffer := NumberInBuffer-1;	<ul> <li>A si anal operation which unblocks a process does not block the caller.</li> </ul>	• awaited (s):
end if; BUEItopl := I: NumberInB	^	signal (spaceavailable); end take;	but the unblocked process must gain access to the monitor again.	check for waiting processes on 5.
top := (top+1) mod size;		begin (* initialisation *) NumberInBuffer := 0;		
end append;		top := 0; base := 0 end;		
© 2003 Uwe R. Zimmer, International University Bremen	Page 201 of 432 (chapter 3: to 394)	© 2003 Une & Zimmer, International Uthinnehy Bremen Page 202 of 432 (chapter 3: to 394)	6 2001 Use R. Zimmer, International University Roman Page 201 of 412 shapter 3: to 394	C 2003 Uwe R. Zimmeç International University Bromen Page 204 of 432 (chapter 3: to 394)
Operatir	ng Systems & Networks	Operating Systems & Networks	Operating Systems & Networks	Operating Systems & Networks
Şuni	chronization	Synchronization	Synchronization	Synchronization
Syn				
Monitor	rs in Modula-1	Monitors in 'C' / POSIX	Monitors in 'C' / POSIX	Monitors in 'C' / POSIX
INTERFACE MODULE resource_control	;	(types and creation)	(types and creation)	(types and creation)
VAR busy : BOOLEAN; free : SIG	SNAL;	synchronization between POSIX-threads:	synchronization between POSIX-threads:	synchronization between POSIX-threads:
PROCEDURE allocate; BEGIN IF busy THEN WRIT (free) EN	ID:	typedef pthread_mutex_t; typedef pthread_cond_t;	typedef pthread_mutex_t; typedef pthread_cond_t; typedef pthread_cond_t;	typedef pthread_mutex_t; typedef pthread_mutexattr_t; typedef pthread_cond_t;
busy := TRUE; END;		typedef pthread_condatir_t; int pthread_mutex_init pthread_mutex_t	typedef pthread_condattr_t; is locked already by the same thread	typedef bthread_condattr_t; int pthread_mutex_initpthread_mutex_ttmutex.
PROCEDURE deallocate;		const pthread_mutex_t *attr); int pthread_mutex_destroy ( pthread_mutex_t *autex):	int pthread_mutex_destroy (	int_pthread_mutex_destroy
busy := FALSE; SEND (free):or: IF AUAITED	D (free) THEN SEND (free):	int pthread_cond_init ( pthread_cond_t *cond,	int pthread_cond_init ( • priority ceiling	int pthread_cond_init (
END;		const pinread_cond_tir_t *aitry; int pinread_cond_destroy ( pinread_cond_t *cond);	int pthread_cond_destroy ( •	int pthread_cond_destroy
busy := false; END.				
© 2003 Uwe R. Zimmer, International University Bremen	Page 205 of 432 (chapter 3: to 394)	© 2003 Uwe R. Zimmer, International University Bremen Page 206 of 432 (chapter 3: to 394)	© 2003 Uwe R. Zimmer, International University Bremen Page 207 of 432 (chapter 3: to 394)	© 2003 U/we R. Zimmer, International University Bremen Page 208 of 432 (chapter 3: to 394)







Page 255 of 432 (chapter 3: to 394)

Page 256 of 432 (chapter 3: to 394)









must not be affected by the actual selection

this can be expressed e.g. by means of the Ada real-time annex.

· Non-determinism in concurrent systems is or can be also introduced by:

If alternatives have different priorities,



**Operating Systems & Networks** 

Synchronization

Non-determinism in selective synchronizations

T If equal alternatives are given, then the program correctness (incl. the timing specifications)

- Selective accepts, selective calls
- Indeterminism in message based synchronization

# Operating Systems & Networks Deadlocks Necessary deadlock conditions:

#### 1. Mutual exclusion resources cannot be used simultaneously

© 2003 Uwe R. Zim

- 2. Hold and wait a process applies for a resource, while it is holding another resource (sequential requests) 3. No pre-emption
- es cannot be pre-empted; only the process itself can release resources 4. Circular wait: a ring list of processes exists, where every process waits for release of a resource by the next one

```
system may be deadlocked, when all these conditions apply!
```

Page 300 of 432 (chapter 3: to 394

etworks	Operating Systems &	Networks
P)	Deadlocks	, Ç
	Resource Allocation Graphs (Silberschatz, Galvin & Gagne)	R
P <sub>i</sub> requests	the two process, reverse allocation deadlock:	
daims		
Page 303 of 432 (chapter 3: to 394)	C 2011 Liso & Zimmer. International I University Reemen	Page 304 of 432 (chanter 3: to 394)

Deadlock strategies:

Page 301 of 432 (chapter 3: to 394)

1. Ignorance Kill unresponsive processes

2. Deadlock detection & recovery Find deadlocked processes and recover the system in a coordinated way

3. Deadlock avoidance the resulting system state is checked before any resources are actually assigned

4. Deadlock prevention The system prevents deadlocks by its structure

© 2002 Line P. Zimmer International Linksprint Renn

Deadlock prevention Resource Allocation Graphs (remove one of the four deadlock conditions) RAG = {V, E} ; vertices and edges 1. Mutual exclusion:  $V = P \cup R$ ; vertices are processes or resource types: Applicable to specific cases only; usually this can only be removed by replication of resources.  $P = \{P_1, P_2, ..., P_n\}$ ; processes 2. Hold and wait:  $R = \{R_1, R_2, ..., R_k\}$ ; resource types Processes are forced to allocate all their required resources at once. often at the time of admittance to the main dispatcher - done in many static realtime-systems  $E = E_r \cup E_a \cup E_c$ ; claims, requests and assignments  $E_c = \{P_i \rightarrow R_i, \dots\}$ ; claims 3. No pre-emption If the current state of a resource can be stored and restored easily, then they can be pre-empted. Usually resources are pre-empted from processes, which are currently not ready to run.  $E_r = \{P_i \rightarrow R'_i, \dots\}$ ; requests  $E_a = \{R_i \rightarrow P_i, \dots\}$ ; assignments 4 Circular wait

A circular wait can be avoided by a global ordering of all resources, e.g. resources can only be requested in a specific order – hard to maintain in a dynamic system configuration.

(Silberschatz, Galvin & Gagne)

Note: a resourcefully may have more than one instance

© 2003 Uwe R. Zimmer. Interr

# **Operating Systems & Networks**

process P1;	process P2;	process P3;
statement X;	statement A;	statement K;
<pre>wait (reserve_1);</pre>	wait (reserve_2);	<pre>wait (reserve_3);</pre>
wait (reserve_2);	wait (reserve_3);	wait (reserve_1);
statement Y;	statement B;	statement L;
signal (reserve_2);	signal (reserve_3);	signal (reserve_1);
signal (reserve_1);	signal (reserve_2);	signal (reserve_3);
statement Z;	statement C;	statement M;
end P1;	end P2;	end P3;
Sequence of operations : or :	$\begin{bmatrix} A & X & K \\ A & X & K \end{bmatrix} \rightarrow \{ \begin{bmatrix} B \rightarrow Y \rightarrow L \end{bmatrix} \text{ xor } A & A & A \end{bmatrix} \xrightarrow{K} A = A = A A A A A A A A A A A A A A A $	$\ldots$ } $\rightarrow$ [C   Z   M]
© 2003 Uwe R. Zimmer. International University	Reemon	Page 799 of 432 (chapter 3: to 394

Deadlocks

#### Circular dependencies

var reserve\_1, reserve\_2, reserve\_3: semaphore := 1;

process P1;	process P2;	process P3;
statement X;	statement A;	statement K;
<pre>wait (reserve_1);</pre>	<pre>wait (reserve_2);</pre>	<pre>wait (reserve_3);</pre>
wait (reserve_2);	wait (reserve_3);	wait (reserve_1);
statement Y;	statement B;	statement L;
signal (reserve_2);	signal (reserve_3);	signal (reserve_1);
signal (reserve_1);	signal (reserve_2);	signal (reserve_3);
statement Z;	statement C;	statement M;
end P1;	end P2;	end P3;
Sequence of operations : or :	$\begin{bmatrix} A & X & K \\ A & X & K \end{bmatrix} \rightarrow \{ \begin{bmatrix} B \rightarrow Y \rightarrow L \end{bmatrix} \text{ xor } A & A & A \end{bmatrix} \xrightarrow{K} A = A = A A A A A A A A A A A A A A A $	$\ldots\} \twoheadrightarrow [C \mid Z \mid M]$

end . on [ when (condition) => ] delay ... (statements) end select: select [ when (condition) = ) ] accept ... do [ when <condition> => ] terminate: end select:

# **Operating Systems & Networks**

Synchronization

## Conditional & timed entry-calls

conditional_entry_call ::= select entry_call_statement	timed_entry_call ::= select entry_call_statement [sequence of statements]
else end selee	vithdraw a synchronization request at polling or busy-waiting.
select Light_fonitor.Hait_for⊥ight; Lux := True; else Lux := False; end;	select Controller.Request (Medium) (Some_Item); process data or delog 45.8; try something else end select;
© 2003 Uwe R. Zimmer, International University Bremen	Page 295 of 432 (chapter 3: to











we R. Zimmer. International University Bremen Page 381 of 432 (chapter 3: to 394)

hapter 3: to 394) © 2003 Uwe R. Zimmer, International University Bremen

men Page 382 of 432 (chapter 3: to 394)

© 2003 Uwe R. Zimmer, International University Bremen

Page 383 of 432 (chapter 3: to 394) 0 2003 Uwe R. Zimmer, International University Bremen

Page 384 of 432 (chapter 3: to 394)











#### Tirtual addressing:

 not all pages or segments need to be loaded in order to run a process © 2002 Lives P. Zimer







#### Fetching

#### • Demand paging:

- Fetch pages only if and exactly when requested by a reference to an address inside this page.
- may lead to a burst of page faults in some situations (e.g. starting a process).

#### • Prepaging:

- Predict which pages will also be required in the near future and pre-load them (together with the currently requested page)
- pages may be loaded, which will be never referenced
- multiple page loads can be more efficient if organized as a few transfers of a larger blocks

© 2002 Lives P. Zimmer International Linksprite Resmo

0	Operating Sy	vstems & N	etworks	
Memory – T	ranslation look as	ide & Inverted	page tables	-
bining translation uside buffers and ted page tables. y no delay aside buffer). delay if tlb misses ted page table). ge table loading. , UltraSparc	Page 2 Office	Hadreg fewtion the state of the state of th	Frame Offset Physical men	Page frame bory

Page 406 of 43.



Fetch pages only if and exactly when requested by a reference to an address inside this page.

may read to a burst of page faults in some situating a process of reduces the transfer between primary and Will's storage to a construction.
 Prepaging: Systems of the primary and Will's storage to a construction.
 Prepaging: Systems of the primary and Will's storage to a construction.
 Prepaging: Systems of the primary and Will's storage to a construction.
 Prepaging: Systems of the primary and Will's storage to a construction.
 Prepaging: Systems of the primary and Will's storage to a construction.
 Prepaging: Systems of the primary and Will's storage to a construction.
 Prepaging: Systems of the primary and Will's storage to a construction.

- multiple page loads can be more efficient if organized as a few transfers of a larger blocks
- © 2002 Lives P. Zimmer, International Linksweits Bromer

#### © 2002 Line R. Zimmer, International Linksprits Rep

Ontimal

© 2003 Uwe R. Zimmer. Inte

Page 416 of 432 (chapter 4: to 437)





**Operating Systems & Networks** 

Segments

differen

types

< 256 MB,

(ontional

< 256 MB

(optional

Addressing Some current MMU implementations

TLB size

4\*32

256

1024

64

256

32bit

64bit

52bit

64bit

64bit

64bit



Operating Systems & Networks
Designing an OS memory module
Design alternatives

Employ virtual memory in the first place?

· Employ segmentation, pagination, or a combination of those?

- · Which algorithms should be applied to answer: when to load a page/segment? where to place a page/segment
  - · which page/segment to suspend? how many pages/segments to load for a specific process? when to suspend a page/segment? which processes to run/suspend?

- replacement 🐲 resident set managemen ☞ cleaning Ioad control

Page 412 of 432 (chapter 4: to 432

fetching

**Operating Systems & Networks** 

Designing an OS memory module

Replacement

In order to load a new page, another page need to be suspended or which one?

the page which will not be referenced for the longest period of future time

the page which has not be referenced for the longest period of past time

the page which resides in primary memory for the longest period of past time

placement

**Operating Systems & Networks** 

Pages

4k. 4M

4k ... 4G

4 k

4 k

8k .... 4M

8k ... 4M

tables

ves

ves

ves

Designing an OS memory module

#### Placement

Required for partition or pure segmentation systems

- apply standard 'best-fit', 'first-fit', etc. strategies to minimize fragmentation - there is a trade-off between minimal fragmentation and minimal placement overhead
- Irrelevant for all paging or mixed segmentation/paging systems

external fragmentation is not an issue here

Physical addresses

36 bit

50 bit

32 bit

42 bit

36 bit

41 bit

Pentium 4

Itanium 2

Power PC 604

Power PC 970

UltraSpare

© 2002 Line P

Alpha

Least Recently Used (LRU):

First-In-First-Out (FIFO);

#### **Operating Systems & Networks Operating Systems & Networks Operating Systems & Networks** Designing an OS memory module Designing an OS memory module Designing an OS memory module Replacement Replacement The practical implementation aspect of replacement algorithms Full LRU implementations: LRU-approximations: Ontimal · Counter or time-of-access field in the page table Reference-bit-shift-history algorithm an only be implemented, if all future memory references are known and known a Update this entry with each reference to this page

reed to be supplied by hardware (not implemented in any practical system)

· Least Recently Used (LRU): 

 First-In-First-Out (FIFO) 

**Operating Systems & Networks** 

Designing an OS memory module

Replacement

#### LRU-approximations:

 Enhanced second-chance (clock) algorithm referenced modified

-

- Replace pages applying the priorities:
- not referenced (first scan) referenced-but-not-modified (second scan)
- referenced-and-modified

requires a reference and a modified-bit, which is updates by hardware (usually provided).

# **Operating Systems & Networks** Designing an OS memory module Resident set management

find the essential working page set for each process at any given time

· Calculating the optimal working set, required full knowledge of the future process behaviour

 Many approximations are suggested (and implemented), mostly employing: Page Fault Frequencies (PFF) or related statistical information on the past process behaviour

Problems: "the past does not always predict the future" i.e. multiple locality assumptions must hold

Page 425 of 432 (chapter 4: to 432)

Operating Systems & Networks	
Designing an OS memory module	74
Load Control	

Which process is to be suspended?

· Lowest priority process

© 2002 Line P. Zimm

- Process with the highest page fault frequency
- Process with the smallest current resident page set
- · Process with the largest current resident page set
- · Last activated process
- · Process with the largest remaining execution time (see scheduling)



Replacement

Interpret the resulting bit-field as an integer and replace the page with the smallest value

at regular intervals (employing a timer-interrupt

- Demand cleaning: Clean pages only if and exactly when a free pages is required.
- slows down process reaction times, since each page fault will result in a page cleaning. reduces the total transfer between primary and secondary storage to a minimum

#### • Precleaning:

- Clean multiple pages according to replacement criteria introduced above
- before a page fault occurs.
- too many pages might be cleaned, resulting in an increase of page faults

```
or multiple page cleanings can be more efficient if organized as a few transfers of a larger blocks
```

```
© 2003 Uwe R. Zin
```



#### Cleaning

#### Demand cleaning:

Clean pages only if and exactly when a free pages is required. \* slows down process reaction times, since each part fault will result in a mention of the start of the start

✓ slows down process reaction times, since each per fault will result in a gage
 ✓ reduces the total transfer between primar will ondary storage of minar
 Precleaning: SyStemS
 Looth
 Doth
 Doth
 Doth
 Clean (Space accord will be cleaned, resulting in an increase of page faults
 ✓ too many pages if with be cleaned, resulting in an increase of page faults

- Page 427 of 432 (chapter 4: to 432



 More processes in primary memory implies less pages per process · Beyond a critical threshold of pages per process, the page fault rate rises significantly

Load Control

How many processes will be resident in primary memory?

**Operating Systems & Networks** 

not referenced

next check

Designing an OS memory module

Replacement

referenced

LRU-approximations:

· Second-chance (clock) algorithm

#### Thrashing occurs

· The overall performance of the system is approaching nil,

- since most of the time is spent for page loads
- Reduce the number of resident processes immediately



Partitioning, segmentation, paging & virtual memory

- Simple segmentation Simple paging, multi-level paging, combined segmentation & paging
- Translation look aside buffers
  Hashed tables, Inverted page tables
- · Virtual memory management algorithms
- Fetching & placement
- Replacement

- Resident set management • Cleaning

© 2002 Live P. Zimmer International University Reemo

Tage 429 of 432 (chapter 4: to 437)

© 2002 Lives P. Zimmer, International Linkspeits Bronn

© 2002 Lives P. Zimmer, International Linksprite Resma

Page 431 of 432 (chapter 4: to 432)

Load control

© 2002 Lives R. Zimmer Internation

© 2003 Uwe R. Zimmer. International University Breme